{"id":"https://openalex.org/W2087475668","doi":"https://doi.org/10.1109/mwscas.2014.6908482","title":"Comb structures for Sigma-Delta ADCs with high even decimation factors","display_name":"Comb structures for Sigma-Delta ADCs with high even decimation factors","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2087475668","doi":"https://doi.org/10.1109/mwscas.2014.6908482","mag":"2087475668"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040239816","display_name":"Gerardo Molina Salgado","orcid":"https://orcid.org/0000-0002-0353-4951"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"Gerardo Molina Salgado","raw_affiliation_strings":["Department of Electronics, Institute INAOE, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Institute INAOE, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056974264","display_name":"Gordana Jovanovi\u0107 Dole\u010dek","orcid":"https://orcid.org/0000-0003-1258-5176"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Gordana Jovanovic Dolecek","raw_affiliation_strings":["Department of Electronics, Institute INAOE, Puebla, Mexico"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Institute INAOE, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042960119","display_name":"Jos\u00e9 M. de la Rosa","orcid":"https://orcid.org/0000-0003-2848-9226"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose M. de la Rosa","raw_affiliation_strings":["Institute of Microelectronics of Sevilla, IMSE-CNM (CSIC/University of Sevilla), Sevilla, Spain","Institute of Microelectronics of Sevilla, IMSE-CNM (CSIC/University of Sevilla), Spain"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Sevilla, IMSE-CNM (CSIC/University of Sevilla), Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Institute of Microelectronics of Sevilla, IMSE-CNM (CSIC/University of Sevilla), Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040239816"],"corresponding_institution_ids":["https://openalex.org/I39824353"],"apc_list":null,"apc_paid":null,"fwci":0.628,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74176941,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"583","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.9767584800720215},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6535465717315674},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6448180675506592},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6275835037231445},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6078794002532959},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5565600991249084},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4899448752403259},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47863784432411194},{"id":"https://openalex.org/keywords/alias","display_name":"Alias","score":0.4172009825706482},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37057214975357056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23039042949676514},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1850779950618744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18143323063850403},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1769092082977295},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1656978726387024}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.9767584800720215},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6535465717315674},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6448180675506592},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6275835037231445},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6078794002532959},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5565600991249084},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4899448752403259},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47863784432411194},{"id":"https://openalex.org/C46681722","wikidata":"https://www.wikidata.org/wiki/Q4725589","display_name":"Alias","level":2,"score":0.4172009825706482},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37057214975357056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23039042949676514},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1850779950618744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18143323063850403},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1769092082977295},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1656978726387024},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1484511846","https://openalex.org/W1575732032","https://openalex.org/W2031248196","https://openalex.org/W2036856304","https://openalex.org/W6659654739"],"related_works":["https://openalex.org/W2351093380","https://openalex.org/W1961964945","https://openalex.org/W2120581025","https://openalex.org/W1976391040","https://openalex.org/W2038930425","https://openalex.org/W2793288183","https://openalex.org/W2132077760","https://openalex.org/W2151826803","https://openalex.org/W2366223053","https://openalex.org/W2913428688"],"abstract_inverted_index":{"This":[0],"paper":[1],"analyses":[2],"comb-based":[3],"decimation":[4,14],"structures":[5,42],"for":[6],"Sigma-Delta":[7],"Analog-Digital":[8],"Converters":[9],"(ADCs),":[10],"with":[11],"high":[12],"even":[13],"factors.":[15],"The":[16],"topology":[17],"under":[18],"study":[19],"has":[20],"two":[21],"stages:":[22],"the":[23,30,48,64],"first":[24],"stage":[25],"is":[26,33],"a":[27,34,39],"non-recursive-comb":[28],"and":[29,51],"second":[31],"one":[32],"CIC":[35],"(Cascaded-Integrator-Comb)":[36],"structure.":[37],"As":[38],"result,":[40],"efficient":[41],"are":[43,57],"identified":[44],"in":[45],"terms":[46],"of":[47,63],"power":[49],"consumption":[50],"silicon":[52],"area.":[53],"Additionally,":[54],"alternative":[55],"topologies":[56],"proposed":[58],"to":[59],"improve":[60],"alias":[61],"rejections":[62],"analyzed":[65],"decimator":[66],"structures.":[67]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}