{"id":"https://openalex.org/W2317659608","doi":"https://doi.org/10.1109/mwscas.2014.6908467","title":"An evaluation of 6T and 8T FinFET SRAM cell leakage currents","display_name":"An evaluation of 6T and 8T FinFET SRAM cell leakage currents","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2317659608","doi":"https://doi.org/10.1109/mwscas.2014.6908467","mag":"2317659608"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068960788","display_name":"Michael A. Turi","orcid":"https://orcid.org/0000-0002-9171-5305"},"institutions":[{"id":"https://openalex.org/I60065076","display_name":"Pacific Lutheran University","ror":"https://ror.org/01vh5nd96","country_code":"US","type":"education","lineage":["https://openalex.org/I60065076"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael A. Turi","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, Pacific Lutheran University, Tacoma, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, Pacific Lutheran University, Tacoma, WA, USA","institution_ids":["https://openalex.org/I60065076"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057615824","display_name":"J.G. Delgado-Frias","orcid":"https://orcid.org/0000-0002-7026-9991"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose G. Delgado-Frias","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068960788"],"corresponding_institution_ids":["https://openalex.org/I60065076"],"apc_list":null,"apc_paid":null,"fwci":0.73992348,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78758225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"523","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7794522047042847},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7375406622886658},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7146050930023193},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7099840044975281},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6724364757537842},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6610567569732666},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5561166405677795},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5140441656112671},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.4756999909877777},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4586673974990845},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44825291633605957},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.43180203437805176},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3367886543273926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20328322052955627}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7794522047042847},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7375406622886658},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7146050930023193},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7099840044975281},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6724364757537842},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6610567569732666},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5561166405677795},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5140441656112671},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.4756999909877777},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4586673974990845},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44825291633605957},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.43180203437805176},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3367886543273926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20328322052955627},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1538135030","https://openalex.org/W2045799480","https://openalex.org/W2098286658","https://openalex.org/W2105874609","https://openalex.org/W2107503597","https://openalex.org/W2126810113","https://openalex.org/W2147405039","https://openalex.org/W2151356034","https://openalex.org/W2161242714","https://openalex.org/W2320182080","https://openalex.org/W6683891485","https://openalex.org/W6700605506"],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W2118528827","https://openalex.org/W2164440002","https://openalex.org/W2548830639","https://openalex.org/W2159770326","https://openalex.org/W4252086734","https://openalex.org/W4285609043","https://openalex.org/W2775062502"],"abstract_inverted_index":{"We":[0],"present":[1],"six-":[2],"and":[3,15,21,33,39,77,83,100,105,123,173,193],"eight-transistor":[4],"(6T,":[5],"8T)":[6],"FinFET":[7,19,43,118,152,191,202],"SRAM":[8,44,52,112,130,136],"cell":[9],"schemes":[10,45,131,137,146],"using":[11],"shorted":[12],"gate":[13,79],"(SG)":[14,190],"low":[16,171],"power":[17],"(LP)":[18],"configurations":[20,122],"comprehensively":[22],"evaluate":[23],"their":[24],"leakage":[25,31,64,95,139,172],"currents.":[26],"FinFETs":[27,62],"provide":[28],"significantly":[29],"lower":[30],"current":[32,65,104,140],"higher":[34],"on-current":[35],"than":[36,134,184,198],"bulk-CMOS":[37],"transistors":[38],"this":[40],"allows":[41],"8T":[42,49,129,165,187],"to":[46,68,98,181,195],"greatly":[47],"outperform":[48],"32nm":[50],"CMOS":[51],"cells.":[53],"Reverse-biasing":[54],"the":[55,59,70,125,149,185,199],"back":[56,153],"gates":[57,154],"of":[58,81],"cross-coupled":[60,150],"inverter":[61,151],"reduces":[63],"by":[66,144],"up":[67,180,194],"97%;":[69],"largest":[71],"reduction":[72],"is":[73],"obtained":[74],"with":[75,176],"n-":[76],"p-back":[78],"biases":[80],"-0.2V":[82],"V":[84],"<sub":[85],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[86],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[87],"+0.2":[88],"V,":[89],"respectively.":[90],"This":[91],"reverse-biasing":[92],"also":[93],"minimizes":[94],"variation":[96],"due":[97],"parameter":[99],"temperature":[101],"variations.":[102],"Leakage":[103],"read":[106,157,160],"speed":[107,158],"are":[108],"chiefly":[109],"responsible":[110],"for":[111],"energy":[113],"consumption.":[114],"The":[115,164],"6T":[116,135,201],"Low-Power":[117,166],"scheme":[119,169,192],"uses":[120],"these":[121],"has":[124,170],"lowest":[126],"leakage;":[127],"however,":[128],"perform":[132],"better":[133],"since":[138],"can":[141],"be":[142],"reduced":[143],"low-power":[145],"that":[147],"reverse-bias":[148],"without":[155],"reducing":[156],"or":[159],"static":[161],"noise":[162],"margin.":[163],"Inverters":[167],"(LP_INV)":[168],"performs":[174],"best":[175],"an":[177],"energy-delay":[178],"product":[179],"60%":[182],"less":[183,197],"standard":[186],"Shorted":[188],"Gate":[189],"62%":[196],"best-performing":[200],"scheme.":[203]},"counts_by_year":[{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}