{"id":"https://openalex.org/W2067480976","doi":"https://doi.org/10.1109/mwscas.2014.6908397","title":"Low-power loop pipelining mapping onto CGRA utilizing variable dual VDD","display_name":"Low-power loop pipelining mapping onto CGRA utilizing variable dual VDD","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2067480976","doi":"https://doi.org/10.1109/mwscas.2014.6908397","mag":"2067480976"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008683159","display_name":"Bing Xu","orcid":"https://orcid.org/0000-0001-9159-2512"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bing Xu","raw_affiliation_strings":["Tsinghua University","#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Tsinghua University","#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Tsinghua University","#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Tsinghua University","#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"#N##TAB##TAB##TAB##TAB# Tsinghua University, China#N##TAB##TAB##TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13554556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"60","issue":null,"first_page":"242","last_page":"245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6617262959480286},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.512428343296051},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5047858953475952},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4768696427345276},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4307926893234253},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.41684696078300476},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3520236015319824},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20172706246376038},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1887243390083313},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.14391744136810303},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1372147500514984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6617262959480286},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.512428343296051},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5047858953475952},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4768696427345276},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4307926893234253},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.41684696078300476},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3520236015319824},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20172706246376038},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1887243390083313},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.14391744136810303},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1372147500514984}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1985307174","https://openalex.org/W2013505463","https://openalex.org/W2023027709","https://openalex.org/W2039223206","https://openalex.org/W2058732093","https://openalex.org/W2122171990","https://openalex.org/W2123412205","https://openalex.org/W2140169558","https://openalex.org/W6664987402"],"related_works":["https://openalex.org/W2117548279","https://openalex.org/W2097470475","https://openalex.org/W2070252991","https://openalex.org/W2807449856","https://openalex.org/W2941201715","https://openalex.org/W2025727968","https://openalex.org/W4297742300","https://openalex.org/W4394650166","https://openalex.org/W2803761277","https://openalex.org/W2195798288"],"abstract_inverted_index":{"Coarse":[0],"Grained":[1],"Reconfigurable":[2],"Architectures":[3],"(CGRAs)":[4],"are":[5,39],"promising":[6],"platform":[7],"based":[8],"on":[9,24,81,135],"its":[10,64],"high-performance":[11],"and":[12,144],"low":[13],"cost.":[14],"Researchers":[15],"have":[16,42],"developed":[17],"efficient":[18],"compilers":[19],"for":[20,137],"mapping":[21],"compute-intensive":[22],"applications":[23],"CGRA":[25],"using":[26],"modulo":[27],"scheduling.":[28],"In":[29,99],"order":[30],"to":[31,41,63,73],"generate":[32],"loop":[33],"kernel,":[34],"every":[35],"stage":[36,108],"of":[37,97,109,116,140,162],"kernel":[38,110],"forced":[40],"the":[43,51,59,95,117,131,138],"same":[44],"execution":[45],"time":[46,156],"which":[47],"is":[48,157,165],"determined":[49],"by":[50,133],"critical":[52],"PE.":[53],"Hence":[54],"non-critical":[55],"PEs":[56],"can":[57],"decrease":[58],"supply":[60],"voltage":[61],"according":[62],"slack":[65],"time.":[66],"The":[67,153,159],"variable":[68,104],"Dual-VDDCGRA":[69],"incorporates":[70],"this":[71,100,163],"feature":[72],"reduce":[74,130],"power":[75,132],"consumption.":[76],"Previous":[77],"work":[78],"mainly":[79],"focuses":[80],"calculating":[82],"a":[83],"global":[84,120],"optimal":[85,105,121],"VDDLusing":[86],"overall":[87],"optimization":[88],"method":[89,164],"that":[90],"does":[91],"not":[92],"fully":[93],"exploit":[94],"flexibility":[96],"architecture.":[98],"paper,":[101],"we":[102],"adopt":[103],"VDDLin":[106],"each":[107],"concerning":[111],"their":[112],"pattern":[113],"respectively":[114],"instead":[115],"fixed":[118],"simulated":[119],"VDDL.":[122],"Experiment":[123],"shows":[124],"our":[125],"proposed":[126],"heuristic":[127],"approach":[128],"could":[129],"19.5%":[134],"average":[136],"loops":[139],"GPS,":[141],"MPEG2,":[142],"H.264":[143],"audio":[145],"video":[146],"coding":[147],"standard":[148],"(AVS)":[149],"without":[150],"decreasing":[151],"performance.":[152],"additional":[154],"compilation":[155],"negligible.":[158],"area":[160],"penalty":[161],"less":[166],"than":[167],"3%.":[168]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}