{"id":"https://openalex.org/W1993722911","doi":"https://doi.org/10.1109/mwscas.2014.6908384","title":"Memory efficient VLSI architecture for lifting-based DWT","display_name":"Memory efficient VLSI architecture for lifting-based DWT","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W1993722911","doi":"https://doi.org/10.1109/mwscas.2014.6908384","mag":"1993722911"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055835846","display_name":"Anand D. Darji","orcid":"https://orcid.org/0000-0003-0167-3453"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. D. Darji","raw_affiliation_strings":["Indian Institute of Technology Bombay, Mumbai, Maharashtra, IN","Department of Electrical Engineering, Indian Institute of Technology, Bombay, Powai, Mumbai 400 076, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, Mumbai, Maharashtra, IN","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Bombay, Powai, Mumbai 400 076, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086470591","display_name":"Ankur Limaye","orcid":"https://orcid.org/0000-0001-9406-2584"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankur Limaye","raw_affiliation_strings":["Electronics Engineering Department, S. V. National Institute of Technology, Surat, Gujarat","Electronics Engineering Department, S. V. National Institute of Technology, Surat, Gujarat - 395 007, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, S. V. National Institute of Technology, Surat, Gujarat","institution_ids":["https://openalex.org/I42014448"]},{"raw_affiliation_string":"Electronics Engineering Department, S. V. National Institute of Technology, Surat, Gujarat - 395 007, India","institution_ids":["https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5394,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66895156,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6805301308631897},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6759878993034363},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6527612209320068},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5279991626739502},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5030712485313416},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4557288885116577},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4437461197376251},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.42343801259994507},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4150893986225128},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4124855399131775},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3929279148578644},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33559364080429077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28844088315963745},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18880519270896912},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.1469641625881195},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11671203374862671}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6805301308631897},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6759878993034363},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6527612209320068},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5279991626739502},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5030712485313416},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4557288885116577},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4437461197376251},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.42343801259994507},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4150893986225128},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4124855399131775},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3929279148578644},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33559364080429077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28844088315963745},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18880519270896912},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.1469641625881195},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11671203374862671},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323448","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1983431527","https://openalex.org/W2098917313","https://openalex.org/W2110744857","https://openalex.org/W2130260887","https://openalex.org/W2142076542","https://openalex.org/W2154552526","https://openalex.org/W2162650859","https://openalex.org/W4251101141"],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W4312291060","https://openalex.org/W4283025278","https://openalex.org/W4281295723","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W4393353016","https://openalex.org/W101478184","https://openalex.org/W1986774039"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,27,56],"new":[4],"lifting-based":[5],"DWT":[6,36],"architecture":[7,40,54],"for":[8],"CDF":[9],"9/7":[10],"filter":[11],"is":[12,24],"proposed":[13,39],"which":[14],"has":[15,55],"lowest":[16],"temporal":[17,44],"memory":[18,45],"among":[19],"the":[20],"existing":[21],"architectures.":[22],"This":[23],"achieved":[25],"with":[26],"modified":[28],"overlapped-scanning":[29],"method":[30],"and":[31,63],"recalculation":[32],"of":[33,59],"one":[34,60],"intermediate":[35],"coefficient.":[37],"The":[38,53],"requires":[41],"only":[42],"2N":[43],"to":[46],"process":[47],"N":[48,50],"\u00d7":[49],"sized":[51],"image.":[52],"critical":[57],"path":[58],"multiplier":[61],"delay":[62],"demonstrates":[64],"100%":[65],"hardware":[66],"utilization":[67],"efficiency.":[68]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}