{"id":"https://openalex.org/W2107270540","doi":"https://doi.org/10.1109/mwscas.2014.6908342","title":"Process variation verification of low-power secure CSSAL AES S-box circuit","display_name":"Process variation verification of low-power secure CSSAL AES S-box circuit","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2107270540","doi":"https://doi.org/10.1109/mwscas.2014.6908342","mag":"2107270540"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2014.6908342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081040272","display_name":"C\u00e2ncio Monteiro","orcid":"https://orcid.org/0000-0002-5264-2326"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Cancio Monteiro","raw_affiliation_strings":["Graduate School of Engineering, Gifu University, Gifu-shi, Japan","Graduate School of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi, 501-1193, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Gifu University, Gifu-shi, Japan","institution_ids":["https://openalex.org/I42405503"]},{"raw_affiliation_string":"Graduate School of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi, 501-1193, Japan","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043735152","display_name":"Yasuhiro Takahashi","orcid":"https://orcid.org/0000-0002-1653-8425"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takahashi","raw_affiliation_strings":["Faculty of Engineering, Gifu University, Gifu-shi, Japan","Faculty of Engineering, Gifu University 1-1 Yanagido, Gifu-shi, 501-1193, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Gifu University, Gifu-shi, Japan","institution_ids":["https://openalex.org/I42405503"]},{"raw_affiliation_string":"Faculty of Engineering, Gifu University 1-1 Yanagido, Gifu-shi, 501-1193, Japan","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108512806","display_name":"Toshikazu Sekine","orcid":null},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshikazu Sekine","raw_affiliation_strings":["Faculty of Engineering, Gifu University, Gifu-shi, Japan","Faculty of Engineering, Gifu University 1-1 Yanagido, Gifu-shi, 501-1193, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Gifu University, Gifu-shi, Japan","institution_ids":["https://openalex.org/I42405503"]},{"raw_affiliation_string":"Faculty of Engineering, Gifu University 1-1 Yanagido, Gifu-shi, 501-1193, Japan","institution_ids":["https://openalex.org/I42405503"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I42405503"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15102109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2523","issue":null,"first_page":"21","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6732591986656189},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6407724022865295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5531554818153381},{"id":"https://openalex.org/keywords/charge-sharing","display_name":"Charge sharing","score":0.5399283170700073},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5301552414894104},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5114347338676453},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4816500246524811},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46978962421417236},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40443554520606995},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2357254922389984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22993701696395874}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6732591986656189},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6407724022865295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5531554818153381},{"id":"https://openalex.org/C2781179661","wikidata":"https://www.wikidata.org/wiki/Q5074272","display_name":"Charge sharing","level":3,"score":0.5399283170700073},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5301552414894104},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5114347338676453},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4816500246524811},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46978962421417236},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40443554520606995},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2357254922389984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22993701696395874},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2014.6908342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320332178","display_name":"National Institute of Standards and Technology","ror":"https://ror.org/05xpvk416"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1515827409","https://openalex.org/W1549320745","https://openalex.org/W1602420333","https://openalex.org/W1990719822","https://openalex.org/W2041928836","https://openalex.org/W2045383911","https://openalex.org/W2127341997","https://openalex.org/W2133435014","https://openalex.org/W2154909745","https://openalex.org/W2170191597","https://openalex.org/W4238341678","https://openalex.org/W6630967683","https://openalex.org/W6633002134","https://openalex.org/W6635937959","https://openalex.org/W6682554491"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W2589751677","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2544717275"],"abstract_inverted_index":{"In":[0],"this":[1,54],"work,":[2],"we":[3],"implement":[4],"our":[5],"previously":[6],"proposed":[7],"charge-sharing":[8],"symmetric":[9],"adiabatic":[10],"logic":[11],"(CSSAL)":[12],"in":[13],"an":[14,70],"8-bit":[15],"S-box":[16,38],"circuit":[17,39],"using":[18],"a":[19,27],"multi-stage":[20],"positive":[21],"polarity":[22],"Reed-Muller":[23],"(PPRM)":[24],"representation":[25],"with":[26,62],"composite":[28],"field":[29],"technique.":[30],"We":[31],"evaluate":[32],"the":[33,36,44,47,59],"effectiveness":[34],"of":[35,46,53,74],"CSSAL":[37],"against":[40],"side-channel":[41],"attacks":[42],"towards":[43],"variations":[45],"CMOS":[48,67],"process":[49],"technology.":[50],"The":[51],"results":[52],"paper":[55],"are":[56],"obtained":[57],"from":[58],"SPICE":[60],"simulation":[61],"0.18-\u03bcm":[63],"and":[64],"90-nm":[65],"standard":[66],"technology":[68],"at":[69],"operating":[71],"frequency":[72],"band":[73],"125":[75],"KHz-70":[76],"MHz.":[77]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}