{"id":"https://openalex.org/W2057274491","doi":"https://doi.org/10.1109/mwscas.2013.6674891","title":"A cost effective 2-D adaptive block size IDCT architecture for HEVC standard","display_name":"A cost effective 2-D adaptive block size IDCT architecture for HEVC standard","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2057274491","doi":"https://doi.org/10.1109/mwscas.2013.6674891","mag":"2057274491"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000680377","display_name":"Liang Hong","orcid":"https://orcid.org/0000-0003-0107-336X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Liang Hong","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, 200240, China","[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089111067","display_name":"Weifeng He","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, 200240, China","[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101998448","display_name":"Hui Zhu","orcid":"https://orcid.org/0000-0002-2785-8379"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Zhu","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, 200240, China","[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, 200240, China","[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, 200240, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[Sch. of Microelectron., Shanghai Jiao Tong Univ., Shanghai, China]","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000680377"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.6384,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.68753661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1290","last_page":"1293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7990029454231262},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.6093972325325012},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5940175652503967},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.5785504579544067},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.5126191973686218},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4499276578426361},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43043163418769836},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42999333143234253},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4299030900001526},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42722052335739136},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.422208696603775},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3569399118423462},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2929137945175171},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2724294662475586},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10075211524963379},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08271622657775879}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7990029454231262},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.6093972325325012},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5940175652503967},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.5785504579544067},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.5126191973686218},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4499276578426361},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43043163418769836},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42999333143234253},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4299030900001526},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42722052335739136},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.422208696603775},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3569399118423462},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2929137945175171},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2724294662475586},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10075211524963379},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08271622657775879},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1969665649","https://openalex.org/W1971455233","https://openalex.org/W1983730130","https://openalex.org/W2005330886","https://openalex.org/W2082301295","https://openalex.org/W2089133289","https://openalex.org/W2106219841","https://openalex.org/W2146395539","https://openalex.org/W2153010305"],"related_works":["https://openalex.org/W1916685473","https://openalex.org/W2055682261","https://openalex.org/W1993363272","https://openalex.org/W2186390138","https://openalex.org/W2060035984","https://openalex.org/W2790129917","https://openalex.org/W2107680156","https://openalex.org/W2022568231","https://openalex.org/W2039662546","https://openalex.org/W1545607270"],"abstract_inverted_index":{"High":[0],"Efficiency":[1],"Video":[2],"Coding":[3],"(HEVC)":[4],"is":[5,47,101,112],"the":[6,13,55,74,82,87,91,98,109,136],"currently":[7],"developing":[8],"video":[9,20,124],"coding":[10],"standard":[11,46],"by":[12],"MPEG":[14],"and":[15,97],"ITU":[16],"organizations.":[17],"Unlike":[18],"previous":[19],"codec":[21],"standards,":[22],"HEVC":[23,45,119],"employs":[24],"variable":[25,59],"block":[26,51,60],"size":[27,52,61],"integer":[28],"DCT/IDCT":[29],"to":[30,65,114],"conduct":[31],"spatial":[32],"redundancy":[33],"compression.":[34],"In":[35,128],"this":[36],"paper,":[37],"a":[38,132],"novel":[39],"2-D":[40,88],"IDCT":[41,62,120],"VLSI":[42],"architecture":[43,57,89,111],"for":[44,135],"presented.":[48],"Using":[49,77],"adaptive":[50,118],"scheduling":[53],"scheme,":[54],"proposed":[56,110],"supports":[58],"from":[63],"4\u00d74":[64],"32\u00d732":[66],"pixels":[67],"with":[68,116],"low":[69],"hardware":[70,99],"overhead":[71],"while":[72],"keeping":[73],"highest":[75],"performance.":[76],"TSMC":[78],"65nm":[79],"1P9M":[80],"technology,":[81],"synthesis":[83],"result":[84],"shows":[85],"that":[86,108],"achieves":[90],"maximum":[92],"work":[93],"frequency":[94],"at":[95,126],"400MHz":[96],"cost":[100],"about":[102],"112.5K":[103],"Gates.":[104],"Experimental":[105],"results":[106],"show":[107],"able":[113],"deal":[115],"real-time":[117],"of":[121],"4K\u00d72K":[122],"(4096\u00d72048)@30fps":[123],"sequence":[125],"179.4MHz.":[127],"consequence,":[129],"it":[130],"offers":[131],"cost-effective":[133],"solution":[134],"future":[137],"UHD":[138],"applications.":[139]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}