{"id":"https://openalex.org/W2009331843","doi":"https://doi.org/10.1109/mwscas.2013.6674871","title":"Trusted verification test bench development for Phase-Locked Loop (PLL) hardware insertion","display_name":"Trusted verification test bench development for Phase-Locked Loop (PLL) hardware insertion","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2009331843","doi":"https://doi.org/10.1109/mwscas.2013.6674871","mag":"2009331843"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049025933","display_name":"Adam Kimura","orcid":"https://orcid.org/0000-0002-5141-2182"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adam G. Kimura","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101517984","display_name":"Kai-Wei Liu","orcid":"https://orcid.org/0000-0003-3978-1265"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Wei Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058751740","display_name":"Siddharth Prabhu","orcid":"https://orcid.org/0000-0003-1968-5217"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddharth Prabhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111935672","display_name":"S. Bibyk","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven B. Bibyk","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025852492","display_name":"Greg Creech","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Creech","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ohio state Univ., Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1208","last_page":"1211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9182577133178711},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6100136041641235},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6046552062034607},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.522974967956543},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.47976669669151306},{"id":"https://openalex.org/keywords/test-bench","display_name":"Test bench","score":0.4698186218738556},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4215611219406128},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36079758405685425},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3254631757736206},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0953691303730011}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9182577133178711},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6100136041641235},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6046552062034607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.522974967956543},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.47976669669151306},{"id":"https://openalex.org/C2776266606","wikidata":"https://www.wikidata.org/wiki/Q476482","display_name":"Test bench","level":2,"score":0.4698186218738556},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4215611219406128},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36079758405685425},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3254631757736206},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0953691303730011},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2122882943"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719"],"abstract_inverted_index":{"Trusted":[0],"design":[1],"and":[2],"verification":[3,39,75],"presents":[4],"new":[5],"challenges":[6],"for":[7,73],"the":[8,37,48,77],"case":[9],"of":[10,25,76],"using":[11],"Intellectual":[12],"Property":[13],"(IP)":[14],"in":[15],"mixed":[16],"signal":[17],"systems.":[18],"A":[19,59],"Digitally":[20],"Controlled":[21],"Oscillator":[22],"(DCO)":[23],"subcomponent":[24],"a":[26,71],"Phase-Locked":[27],"Loop":[28],"(PLL)":[29],"is":[30],"utilized":[31],"as":[32,70],"an":[33],"example":[34],"through":[35],"which":[36],"presented":[38],"principles":[40],"may":[41],"be":[42],"applied":[43],"to":[44],"PLL":[45],"tests":[46],"on":[47],"Texas":[49],"Instruments":[50],"Analog":[51],"System":[52],"Lab":[53],"Kit":[54],"Pro":[55],"(TI":[56],"ASLK":[57],"Pro).":[58],"VHDL":[60],"model":[61],"has":[62],"also":[63],"been":[64],"developed,":[65],"incorporating":[66],"Assertion-Based":[67],"Verification":[68],"(ABV)":[69],"means":[72],"trusted":[74],"design.":[78]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}