{"id":"https://openalex.org/W2084334014","doi":"https://doi.org/10.1109/mwscas.2013.6674803","title":"Algorithm and VLSI architecture of channel estimation impaired by impulsive noise in PLC","display_name":"Algorithm and VLSI architecture of channel estimation impaired by impulsive noise in PLC","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2084334014","doi":"https://doi.org/10.1109/mwscas.2013.6674803","mag":"2084334014"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101996379","display_name":"Yun Chen","orcid":"https://orcid.org/0000-0002-3736-9456"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Chen","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100381869","display_name":"Qiang Zhang","orcid":"https://orcid.org/0000-0001-8519-5158"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhang","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038907394","display_name":"Yunlong Ge","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunlong Ge","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071944175","display_name":"Yuanzhou Hu","orcid":"https://orcid.org/0000-0001-5566-4419"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanzhou Hu","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100428821","display_name":"Jie Chen","orcid":"https://orcid.org/0000-0003-3171-1887"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jie Chen","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101887993","display_name":"Na Ding","orcid":"https://orcid.org/0000-0001-8659-7263"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Na Ding","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115590332","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["The State Key Lab of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088212422","display_name":"Defeng Huang","orcid":"https://orcid.org/0000-0002-1431-8859"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Defeng Huang","raw_affiliation_strings":["Electronic & Computer Engineer, University of Western Australia, Crawley, Australia","Sch. of Electr., Electron., & Comput. Eng., Univ. of Western Australia, Crawley, WA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic & Computer Engineer, University of Western Australia, Crawley, Australia","institution_ids":["https://openalex.org/I177877127"]},{"raw_affiliation_string":"Sch. of Electr., Electron., & Comput. Eng., Univ. of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4801,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70837426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"932","last_page":"935"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12146","display_name":"Power Line Communications and Noise","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12146","display_name":"Power Line Communications and Noise","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6284220814704895},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6178907155990601},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5876359939575195},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5779762268066406},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.5180376172065735},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5130716562271118},{"id":"https://openalex.org/keywords/power-line-communication","display_name":"Power-line communication","score":0.4613627791404724},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43733906745910645},{"id":"https://openalex.org/keywords/gaussian-noise","display_name":"Gaussian noise","score":0.41004669666290283},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.38698333501815796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28897160291671753},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24611321091651917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24307206273078918},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18816104531288147},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18680083751678467}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6284220814704895},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6178907155990601},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5876359939575195},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5779762268066406},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.5180376172065735},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5130716562271118},{"id":"https://openalex.org/C132885549","wikidata":"https://www.wikidata.org/wiki/Q271870","display_name":"Power-line communication","level":3,"score":0.4613627791404724},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43733906745910645},{"id":"https://openalex.org/C4199805","wikidata":"https://www.wikidata.org/wiki/Q2725903","display_name":"Gaussian noise","level":2,"score":0.41004669666290283},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.38698333501815796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28897160291671753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24611321091651917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24307206273078918},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18816104531288147},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18680083751678467},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2013.6674803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/d06692f2-a768-4892-bbac-113d8e6cf846","is_oa":false,"landing_page_url":"https://research-repository.uwa.edu.au/en/publications/d06692f2-a768-4892-bbac-113d8e6cf846","pdf_url":null,"source":{"id":"https://openalex.org/S4306402523","display_name":"UWA Profiles and Research Repository (University of Western Australia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177877127","host_organization_name":"The University of Western Australia","host_organization_lineage":["https://openalex.org/I177877127"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Chen, Y, Zhang, Q, Ge, Y, Hu, Y, Chen, J, Ding, N, Zeng, X & Huang, D 2013, Alogrithm and VLSI architecture of channel estimation impaired by impulsive noise in PLC. in 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, Institute of Electrical and Electronics Engineers, USA, pp. 932-935, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems, Columbus, Ohio, United States, 4/08/13. https://doi.org/10.1109/MWSCAS.2013.6674803","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2102939753","https://openalex.org/W2105435073","https://openalex.org/W2116855838","https://openalex.org/W2167482521","https://openalex.org/W2567221834"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W2104790384","https://openalex.org/W1976665945","https://openalex.org/W3016208414","https://openalex.org/W2605833038"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,28,70],"investigate":[4],"the":[5,19,25,37,47,51,59,87,99],"channel":[6,95],"estimation":[7],"algorithm":[8],"for":[9,109],"medium-voltage,":[10],"long":[11],"haul":[12],"power":[13],"line":[14],"communi-cation":[15],"(PLC)":[16],"system":[17],"in":[18,67,90],"IEEE":[20],"1901":[21],"standard.":[22],"To":[23],"improve":[24],"overall":[26],"performance,":[27],"employ":[29],"a":[30,43,64],"dual":[31],"Gaussian":[32],"interpolation":[33],"method":[34,75],"working":[35],"on":[36],"amplitude":[38],"and":[39,53],"phase":[40],"domain":[41],"simultane-ously,":[42],"major":[44],"difference":[45],"from":[46],"conventional":[48,88],"schemes":[49],"using":[50,76],"real":[52],"imaginary":[54],"part.":[55],"Meanwhile,":[56],"to":[57],"mitigate":[58],"effect":[60],"of":[61],"impulsive":[62,92],"noise,":[63],"notorious":[65],"impairment":[66],"PLC":[68],"transmission,":[69],"propose":[71],"an":[72,91],"impulsiveness":[73],"detection/cancellation":[74],"unused":[77],"null":[78],"subcarriers.":[79],"Extensive":[80],"simulation":[81],"results":[82],"indicate":[83],"improved":[84],"performance":[85],"than":[86],"inter-polators":[89],"environment.":[93],"The":[94,111],"models":[96],"proposed":[97],"by":[98],"open":[100],"power-line":[101],"communication":[102],"European":[103],"research":[104],"alliance":[105],"(OPERA)":[106],"are":[107],"utilized":[108],"simulation.":[110],"hardware":[112],"architecture":[113],"is":[114],"also":[115],"presented":[116],"together":[117],"with":[118],"its":[119],"achievable":[120],"performance.":[121]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}