{"id":"https://openalex.org/W2134558891","doi":"https://doi.org/10.1109/mwscas.2013.6674799","title":"Polynomial Metamodel integrated Verilog-AMS for memristor-based mixed-signal system design","display_name":"Polynomial Metamodel integrated Verilog-AMS for memristor-based mixed-signal system design","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2134558891","doi":"https://doi.org/10.1109/mwscas.2013.6674799","mag":"2134558891"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103292239","display_name":"Geng Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geng Zheng","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062843590","display_name":"Elias Kougianos","orcid":"https://orcid.org/0000-0002-1616-7628"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elias Kougianos","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009967108","display_name":"Oghenekarho Okobiah","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Oghenekarho Okobiah","raw_affiliation_strings":["NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"NanoSystem Design Lab. (NSDL), Univ. of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123534392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.25097552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"916","last_page":"919"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.813387393951416},{"id":"https://openalex.org/keywords/metamodeling","display_name":"Metamodeling","score":0.7215451002120972},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7038334012031555},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6114902496337891},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.544448733329773},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4008343517780304},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.29902106523513794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23472154140472412},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13442832231521606}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.813387393951416},{"id":"https://openalex.org/C86610423","wikidata":"https://www.wikidata.org/wiki/Q1925081","display_name":"Metamodeling","level":2,"score":0.7215451002120972},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7038334012031555},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6114902496337891},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.544448733329773},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4008343517780304},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.29902106523513794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23472154140472412},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13442832231521606},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W85854570","https://openalex.org/W1971556564","https://openalex.org/W2006221630","https://openalex.org/W2016922062","https://openalex.org/W2092633134","https://openalex.org/W2095044689","https://openalex.org/W2110697514","https://openalex.org/W2112181056","https://openalex.org/W2136811604","https://openalex.org/W2140914776","https://openalex.org/W2141071915","https://openalex.org/W2144277812","https://openalex.org/W2156345056","https://openalex.org/W2159002355","https://openalex.org/W6683150162"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W2105831835","https://openalex.org/W2035017065","https://openalex.org/W2094066961","https://openalex.org/W2323645878","https://openalex.org/W2285231005","https://openalex.org/W3049246456","https://openalex.org/W4241208885","https://openalex.org/W2159731583","https://openalex.org/W4242780158"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,13,51,93],"two-level":[4],"framework":[5],"for":[6,47],"memristor":[7,15,30,42,84],"based":[8,85],"mixed-signal":[9],"design":[10,64],"exploration.":[11],"First,":[12],"Verilog-A":[14],"model":[16],"is":[17,20,57,73,90],"proposed":[18,58,74,116],"which":[19],"not":[21],"source-type":[22],"dependent":[23],"and":[24,37,80,104],"has":[25],"advantages":[26],"over":[27,124],"existing":[28],"SPICE":[29,129],"models.":[31],"It":[32],"includes":[33],"the":[34,102,107,115],"threshold-type":[35],"behavior":[36],"nonlinear":[38],"dynamics":[39],"while":[40],"retaining":[41],"parameters":[43],"that":[44],"are":[45,98],"useful":[46],"circuit":[48],"design.":[49],"Second,":[50],"POlynomial":[52],"Metamodel":[53],"integrated":[54],"Verilog-AMS":[55],"(Verilog-AMS-POM)":[56],"to":[59,75,100,128],"enable":[60],"fast":[61],"circuit-accurate":[62],"system-level":[63],"space":[65],"exploration":[66],"of":[67,106,112,114],"such":[68],"circuits.":[69],"The":[70,110],"metamodeling":[71],"technique":[72],"assist":[76],"their":[77],"design,":[78],"modeling,":[79],"higher-level":[81],"integration.":[82],"A":[83],"programmable":[86,108],"Schmitt":[87],"trigger":[88],"oscillator":[89],"presented":[91],"as":[92],"case":[94],"study.":[95],"Polynomial":[96],"metamodels":[97,117],"created":[99],"facilitate":[101],"analysis":[103],"verification":[105],"oscillator.":[109],"coefficients":[111],"determination":[113],"demonstrate":[118],"excellent":[119],"fidelity.":[120],"Verilog-AMS-POM":[121],"simulation":[122],"achieves":[123],"30,000\u00d7":[125],"speedup":[126],"compared":[127],"simulations.":[130]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}