{"id":"https://openalex.org/W1971683480","doi":"https://doi.org/10.1109/mwscas.2013.6674781","title":"Scratch-pad memory banking for energy reduction in embedded signal processing systems","display_name":"Scratch-pad memory banking for energy reduction in embedded signal processing systems","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W1971683480","doi":"https://doi.org/10.1109/mwscas.2013.6674781","mag":"1971683480"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026837255","display_name":"Florin Balasa","orcid":null},"institutions":[{"id":"https://openalex.org/I80693520","display_name":"American University in Cairo","ror":"https://ror.org/0176yqn58","country_code":"EG","type":"education","lineage":["https://openalex.org/I80693520"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Florin Balasa","raw_affiliation_strings":["American University in Cairo, Egypt","American Univ. in Cairo, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"American University in Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]},{"raw_affiliation_string":"American Univ. in Cairo, Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009192095","display_name":"Ilie I. Luican","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ilie I. Luican","raw_affiliation_strings":["Microsoft Inc., Redmond, WA","Microsoft, Inc., Redmond, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Inc., Redmond, WA","institution_ids":["https://openalex.org/I1290206253"]},{"raw_affiliation_string":"Microsoft, Inc., Redmond, WA, USA#TAB#","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109042528","display_name":"C. G\u00eengu","orcid":null},"institutions":[{"id":"https://openalex.org/I1314696892","display_name":"Fermi National Accelerator Laboratory","ror":"https://ror.org/020hgte69","country_code":"US","type":"facility","lineage":["https://openalex.org/I1314696892","https://openalex.org/I1330989302","https://openalex.org/I39565521","https://openalex.org/I4210114836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cristian V. Gingu","raw_affiliation_strings":["Fermilab, Batavia, IL","(Fermilab, Batavia, IL), USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fermilab, Batavia, IL","institution_ids":["https://openalex.org/I1314696892"]},{"raw_affiliation_string":"(Fermilab, Batavia, IL), USA","institution_ids":["https://openalex.org/I1314696892"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05589046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"844","last_page":"847"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7999151349067688},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6868972182273865},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6145354509353638},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5607535243034363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5359967350959778},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5289364457130432},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5203789472579956},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4660675823688507},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4627079963684082},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4525033235549927},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4370582103729248},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4186837077140808},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.41620099544525146},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.41456830501556396},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38917356729507446},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34783387184143066},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.34214895963668823},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3290720283985138},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24070942401885986},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1783708930015564},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1256086230278015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08876249194145203}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7999151349067688},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6868972182273865},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6145354509353638},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5607535243034363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5359967350959778},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5289364457130432},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5203789472579956},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4660675823688507},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4627079963684082},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4525033235549927},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4370582103729248},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4186837077140808},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.41620099544525146},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.41456830501556396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38917356729507446},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34783387184143066},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.34214895963668823},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3290720283985138},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24070942401885986},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1783708930015564},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1256086230278015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08876249194145203},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1540893634","https://openalex.org/W1545963577","https://openalex.org/W1994115836","https://openalex.org/W2040796756","https://openalex.org/W2112059128","https://openalex.org/W2121963261","https://openalex.org/W2135115132","https://openalex.org/W2152595169","https://openalex.org/W2157179237","https://openalex.org/W3139797100","https://openalex.org/W4241166746","https://openalex.org/W4241168640","https://openalex.org/W4249978465"],"related_works":["https://openalex.org/W4312264564","https://openalex.org/W2491097902","https://openalex.org/W2047684617","https://openalex.org/W1975698617","https://openalex.org/W3025845664","https://openalex.org/W4389371524","https://openalex.org/W1837030695","https://openalex.org/W2168550483","https://openalex.org/W1970751325","https://openalex.org/W2145484885"],"abstract_inverted_index":{"Many":[0],"signal":[1],"processing":[2],"systems,":[3],"particularly":[4],"in":[5,91],"the":[6,37,54,61,68,88,107,125,131],"multimedia":[7],"and":[8,26,40,59,95],"telecommunication":[9],"domains,":[10],"are":[11,30],"synthesized":[12],"to":[13,64,86,96,100],"execute":[14],"data-intensive":[15,116],"applications:":[16],"their":[17],"cost":[18],"related":[19],"aspects":[20],"-":[21,29,82],"namely":[22],"power":[23,75],"consumption,":[24],"performance,":[25],"chip":[27],"area":[28],"heavily":[31],"influenced,":[32],"if":[33],"not":[34],"dominated,":[35],"by":[36,52,79,124],"data":[38,63],"transfer":[39],"storage":[41],"aspects.":[42],"In":[43],"such":[44],"applications,":[45,117],"hierarchical":[46],"memory":[47,57,80,102,128],"organizations":[48],"reduce":[49],"energy":[50],"consumption":[51],"exploiting":[53],"nonuniformity":[55],"of":[56,67,109,112,127,134],"accesses":[58,129],"assigning":[60],"frequentlyaccessed":[62],"low":[65],"levels":[66],"hierarchy.":[69],"Moreover,":[70],"within":[71,130],"a":[72,119],"given":[73],"level,":[74],"can":[76],"be":[77],"reduced":[78],"partitioning":[81],"whose":[83],"principle":[84],"is":[85,122],"divide":[87],"address":[89],"space":[90,133],"several":[92],"smaller":[93],"blocks,":[94],"map":[97],"these":[98],"blocks":[99],"physical":[101],"banks.":[103],"This":[104],"paper":[105],"addresses":[106],"problem":[108],"energy-aware":[110],"banking":[111],"on-chip":[113],"memories":[114],"for":[115],"proposing":[118],"technique":[120],"that":[121],"guided":[123],"intensity":[126],"array":[132],"signals.":[135]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}