{"id":"https://openalex.org/W2042032654","doi":"https://doi.org/10.1109/mwscas.2013.6674774","title":"High level circuit synthesis with system level Statistical Static Timing Analysis under process variation","display_name":"High level circuit synthesis with system level Statistical Static Timing Analysis under process variation","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2042032654","doi":"https://doi.org/10.1109/mwscas.2013.6674774","mag":"2042032654"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003585642","display_name":"A. Baker","orcid":null},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Abu M. Baker","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV, USA","Dept. of Electr. & Comput. Eng., Univ. of Nevada, Las Vegas, NV, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Nevada, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100398687","display_name":"Ling Wang","orcid":"https://orcid.org/0000-0002-4846-5160"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ling Wang","raw_affiliation_strings":["Department of Computer Science and Technology, Harbin Institute of Technology, Harbin, China","Department of Computer Science and Technology, Harbin Institute of Technology, Harbin, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Harbin Institute of Technology, Harbin, China#TAB#","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069124655","display_name":"Yingtao Jiang","orcid":"https://orcid.org/0000-0001-7453-9365"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yingtao Jiang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV, USA","Dept. of Electr. & Comput. Eng., Univ. of Nevada, Las Vegas, NV, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Nevada, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003585642"],"corresponding_institution_ids":["https://openalex.org/I133999245"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10310081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"817","last_page":"820"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.8014102578163147},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7188397645950317},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.643298864364624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6395540237426758},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6125681400299072},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5851773023605347},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5831546783447266},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5594146251678467},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.4915867745876312},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48315924406051636},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46108147501945496},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39141979813575745},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.2805543839931488},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21531414985656738},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08449694514274597}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.8014102578163147},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7188397645950317},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.643298864364624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6395540237426758},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6125681400299072},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5851773023605347},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5831546783447266},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5594146251678467},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4915867745876312},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48315924406051636},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46108147501945496},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39141979813575745},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.2805543839931488},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21531414985656738},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08449694514274597},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W2017427446","https://openalex.org/W2141710608","https://openalex.org/W2154941994","https://openalex.org/W2158750015","https://openalex.org/W2165740397","https://openalex.org/W4244849975","https://openalex.org/W4254506919"],"related_works":["https://openalex.org/W2137012493","https://openalex.org/W2959030164","https://openalex.org/W1564147575","https://openalex.org/W1973774436","https://openalex.org/W2160859600","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2042032654","https://openalex.org/W2158291854","https://openalex.org/W2123535323"],"abstract_inverted_index":{"Process":[0],"variations":[1,61],"are":[2],"of":[3,12,29,59,80,90],"great":[4],"concern":[5],"in":[6,33,46],"deep":[7],"submicron":[8],"technology.":[9],"Early":[10],"prediction":[11],"their":[13],"effects":[14],"on":[15],"the":[16,27,30,51,57,72,83,93,107],"circuit":[17],"performance":[18],"and":[19,89,109,117],"parametric":[20],"yield":[21,86],"is":[22,62],"extremely":[23],"useful.":[24],"Due":[25],"to":[26,99,126],"increase":[28],"design":[31,42],"complexity":[32],"today's":[34],"SoC":[35],"chips,":[36],"a":[37],"demand":[38],"for":[39],"high":[40,67],"level":[41,68],"has":[43],"increased.":[44],"Therefore,":[45],"this":[47],"paper,":[48],"we":[49,105],"propose":[50],"timing":[52,85],"analysis":[53],"model":[54],"so":[55],"that":[56],"impact":[58],"process":[60,127],"taken":[63],"into":[64],"account":[65],"during":[66],"synthesis.":[69],"In":[70,102],"experiments,":[71],"proposed":[73],"method":[74],"have":[75],"showed":[76],"very":[77],"minor":[78],"variances":[79],"1.67%":[81],"at":[82,92],"85%":[84],"constraint":[87],"(TYC)":[88],"0.26%":[91],"99%":[94],"(3\u03c3)":[95],"TYC,":[96],"as":[97,121,123],"opposed":[98],"Monte-Carlo":[100],"simulation.":[101],"our":[103],"approach,":[104],"consider":[106],"spatial":[108],"path":[110,114],"reconvergence":[111],"correlations":[112],"between":[113],"delays,":[115],"set-up":[116],"hold":[118],"time":[119],"constraints,":[120],"well":[122],"skew":[124],"due":[125],"variations.":[128]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}