{"id":"https://openalex.org/W2058546038","doi":"https://doi.org/10.1109/mwscas.2013.6674729","title":"Comparison of hardware based and software based stress testing of memory IO interface","display_name":"Comparison of hardware based and software based stress testing of memory IO interface","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2058546038","doi":"https://doi.org/10.1109/mwscas.2013.6674729","mag":"2058546038"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070135749","display_name":"Bruce Querbach","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bruce Querbach","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070779291","display_name":"Sudeep Puligundla","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Puligundla","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011036544","display_name":"Daniel Becerra","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Becerra","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033785553","display_name":"Z. Schoenborn","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zale T Schoenborn","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112245798","display_name":"Patrick Yin Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Chiang","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA","Oregon State University , Corvallis, OR , USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Oregon State University , Corvallis, OR , USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5070135749"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.9642,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76807366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"637","last_page":"640"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7532823085784912},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6067073345184326},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5603539347648621},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.4981558322906494},{"id":"https://openalex.org/keywords/pseudorandom-binary-sequence","display_name":"Pseudorandom binary sequence","score":0.47013363242149353},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39599016308784485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3550100326538086},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3498346209526062},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33273863792419434},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.25716108083724976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22282466292381287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21576648950576782},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.11707288026809692},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08866459131240845}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7532823085784912},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6067073345184326},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5603539347648621},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.4981558322906494},{"id":"https://openalex.org/C128040838","wikidata":"https://www.wikidata.org/wiki/Q1810628","display_name":"Pseudorandom binary sequence","level":3,"score":0.47013363242149353},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39599016308784485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3550100326538086},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3498346209526062},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33273863792419434},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.25716108083724976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22282466292381287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21576648950576782},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.11707288026809692},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08866459131240845},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1479923179","https://openalex.org/W1553288471","https://openalex.org/W1593605973","https://openalex.org/W2024763418","https://openalex.org/W2028603415","https://openalex.org/W2080754221","https://openalex.org/W2131726781","https://openalex.org/W2151275401","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3194812600","https://openalex.org/W2016859923","https://openalex.org/W2062007859","https://openalex.org/W2385327704","https://openalex.org/W1979131826","https://openalex.org/W2370066713","https://openalex.org/W1984979050","https://openalex.org/W2978161533","https://openalex.org/W2379338802","https://openalex.org/W2990952466"],"abstract_inverted_index":{"In":[0,58,224],"post-silicon":[1],"testing":[2],"and":[3,17,68,106,117,241],"validation":[4,242],"of":[5,24,93,104,154,161,171,187,203,260],"circuit":[6],"functionality,":[7],"an":[8,113],"effective":[9],"IO":[10,38,148],"stress":[11,33,164],"pattern":[12,156],"can":[13,43,236],"identify":[14,30],"bugs":[15],"quickly":[16],"provide":[18],"adequate":[19,95],"test":[20,69,77,90,232,240],"coverage.":[21],"A":[22],"lot":[23],"work":[25],"has":[26],"been":[27],"done":[28],"to":[29,36,47,49,60,88,168,189,226,246,251,262],"the":[31,62,76,94,99,102,126,162,193,209,213,222,227,231,239,247],"right":[32],"patterns":[34,42,53,91,165,177],"specific":[35],"each":[37,143],"interface.":[39],"While":[40],"some":[41],"be":[44,72],"generic":[45],"enough":[46],"apply":[48],"all":[50,125],"IOs,":[51],"other":[52,144],"are":[54,85,166],"interface":[55,137],"topology":[56],"specific.":[57],"addition":[59,225],"identifying":[61],"worst-case":[63],"pattern,":[64],"tradeoffs":[65],"between":[66],"test-time":[67],"coverage":[70],"must":[71],"made":[73],"depending":[74,254],"on":[75,121,146,200,230,255],"goals.":[78],"Pseudo":[79],"Random":[80],"Bit":[81],"Stream":[82],"(PRBS)":[83],"generators":[84],"commonly":[86],"used":[87],"generate":[89],"because":[92],"frequency":[96],"content":[97],"in":[98,157],"PRBS":[100,122],"patterns,":[101],"ease":[103],"implementation,":[105],"minimal":[107],"gate":[108],"count.":[109],"This":[110],"paper":[111],"introduces":[112],"Advanced":[114],"Pattern":[115],"Generator":[116],"Checker":[118],"(APGC)":[119],"based":[120,176],"that":[123,178,192],"retains":[124],"aforementioned":[127],"advantages.":[128],"The":[129,159,185],"APGC":[130,163,188,216,235],"was":[131],"implemented":[132],"for":[133,208],"a":[134,169,201],"DDR":[135],"memory":[136],"where":[138],"different":[139],"LFSRs":[140],"beat":[141],"against":[142],"spatially":[145],"neighboring":[147],"lanes":[149],"while":[150],"rotating":[151],"this":[152,181],"form":[153,170],"aggressor-victim":[155],"time.":[158],"results":[160],"compared":[167,245],"advanced":[172],"software-based":[173],"learning":[174],"algorithm":[175],"exhaustively":[179],"search":[180],"complete":[182],"parameter":[183],"space.":[184],"comparison":[186],"software":[190,248],"showed":[191,217],"measured":[194],"bit":[195],"error":[196],"rate":[197],"(BER)":[198],"plotted":[199],"Q-scale":[202],"both":[204],"methods":[205],"is":[206],"similar":[207],"Receiver":[210],"side.":[211],"On":[212],"Transmitter":[214],"side,":[215,234],"less":[218],"eye":[219],"opening":[220],"than":[221],"software.":[223],"margin":[228],"comparison,":[229],"execution":[233,243],"speed":[237],"up":[238],"time":[244],"by":[249],"32":[250],"2048":[252],"times":[253],"aggressor":[256],"victim":[257],"lane":[258],"width":[259],"8":[261],"64":[263],"lanes.":[264]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}