{"id":"https://openalex.org/W1985693075","doi":"https://doi.org/10.1109/mwscas.2013.6674704","title":"A configurable fault-tolerant glitch-free clock switching circuit","display_name":"A configurable fault-tolerant glitch-free clock switching circuit","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W1985693075","doi":"https://doi.org/10.1109/mwscas.2013.6674704","mag":"1985693075"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022994907","display_name":"Haochi Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haochi Wang","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100757718","display_name":"Yanlong Zhang","orcid":"https://orcid.org/0000-0002-9132-5585"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanlong Zhang","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102831628","display_name":"Xuewu Li","orcid":"https://orcid.org/0000-0003-1542-2292"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuewu Li","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042323553","display_name":"Lei Chen","orcid":"https://orcid.org/0000-0002-4778-4688"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Chen","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103636162","display_name":"Zhiping Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiping Wen","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100342286","display_name":"Kun Zhang","orcid":"https://orcid.org/0000-0001-7215-7953"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Zhang","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100340936","display_name":"Min Wang","orcid":"https://orcid.org/0000-0002-7571-1662"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Wang","raw_affiliation_strings":["Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Microelectron. Tech. Instn. (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"537","last_page":"540"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8409030437469482},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8256652355194092},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8139063715934753},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7457066774368286},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7228062152862549},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.7122040390968323},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6129524111747742},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5987287759780884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5860705971717834},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5719529390335083},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5286015868186951},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4737081229686737},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.42702075839042664},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3411976099014282},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3141937851905823},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29679396748542786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24267837405204773},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21855062246322632},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.21824538707733154},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.06542283296585083}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8409030437469482},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8256652355194092},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8139063715934753},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7457066774368286},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7228062152862549},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.7122040390968323},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6129524111747742},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5987287759780884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5860705971717834},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5719529390335083},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5286015868186951},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4737081229686737},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.42702075839042664},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3411976099014282},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3141937851905823},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29679396748542786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24267837405204773},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21855062246322632},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.21824538707733154},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.06542283296585083},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W324346456","https://openalex.org/W402107559","https://openalex.org/W1490763633","https://openalex.org/W2033685698","https://openalex.org/W2114503349","https://openalex.org/W2137807823","https://openalex.org/W2283215815","https://openalex.org/W2297886966"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2474747038","https://openalex.org/W2294981364","https://openalex.org/W2286776167","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3199387640","https://openalex.org/W1985693075"],"abstract_inverted_index":{"This":[0,53,90],"paper":[1],"has":[2],"analyzed":[3],"the":[4,37,68,83],"conventional":[5],"glitch-free":[6,11],"clock":[7,12,39,49,60,62,65,88],"multiplexers.":[8],"An":[9],"improved":[10],"switching":[13,38,54,75,92],"circuit":[14,55,93],"is":[15,22,42,73,77],"proposed,":[16,74],"which":[17],"introduces":[18],"fault-tolerant":[19],"function":[20],"that":[21,35],"able":[23],"to":[24,82],"switch":[25],"away":[26],"from":[27],"a":[28,47,109],"failed":[29],"clock,":[30],"and":[31,64],"adds":[32],"configurable":[33,69],"bit":[34],"controls":[36],"edge.":[40],"It":[41],"quite":[43],"suitable":[44],"used":[45],"as":[46],"global":[48],"multiplexer":[50],"in":[51],"FPGA.":[52],"achieves":[56],"three":[57],"basic":[58],"functions:":[59],"select,":[61],"enable,":[63],"disable.":[66],"As":[67],"low-level":[70],"triggered":[71],"latch":[72],"time":[76],"reduced":[78],"by":[79],"1/3":[80],"compared":[81],"double":[84],"D":[85],"flip-flops":[86],"type":[87],"multiplexer.":[89],"proposed":[91],"operates":[94],"at":[95],"100":[96],"MHz":[97],"with":[98,108],"17uW":[99],"power":[100],"consumption":[101],"using":[102],"TSMC":[103],"0.13um":[104],"CMOS":[105],"process":[106],"parameters":[107],"supply":[110],"voltage":[111],"of":[112],"1.5V.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}