{"id":"https://openalex.org/W2077798193","doi":"https://doi.org/10.1109/mwscas.2013.6674597","title":"Energy-aware schedule optimization on multicore systems","display_name":"Energy-aware schedule optimization on multicore systems","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2077798193","doi":"https://doi.org/10.1109/mwscas.2013.6674597","mag":"2077798193"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005484411","display_name":"Hassan Salamy","orcid":"https://orcid.org/0000-0003-1314-1702"},"institutions":[{"id":"https://openalex.org/I13511017","display_name":"Texas State University","ror":"https://ror.org/05h9q1g27","country_code":"US","type":"education","lineage":["https://openalex.org/I13511017"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hassan Salamy","raw_affiliation_strings":["Ingram School of Engineering, Texas State University, San Marcos, TX","Ingram School of Engineering, Texas State University , San Marcos, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ingram School of Engineering, Texas State University, San Marcos, TX","institution_ids":["https://openalex.org/I13511017"]},{"raw_affiliation_string":"Ingram School of Engineering, Texas State University , San Marcos, TX, USA","institution_ids":["https://openalex.org/I13511017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036196802","display_name":"Semih Aslan","orcid":"https://orcid.org/0000-0003-4500-0488"},"institutions":[{"id":"https://openalex.org/I13511017","display_name":"Texas State University","ror":"https://ror.org/05h9q1g27","country_code":"US","type":"education","lineage":["https://openalex.org/I13511017"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Semih Aslan","raw_affiliation_strings":["Ingram School of Engineering, Texas State University, San Marcos, TX","Ingram School of Engineering, Texas State University , San Marcos, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ingram School of Engineering, Texas State University, San Marcos, TX","institution_ids":["https://openalex.org/I13511017"]},{"raw_affiliation_string":"Ingram School of Engineering, Texas State University , San Marcos, TX, USA","institution_ids":["https://openalex.org/I13511017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I13511017"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13750646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7440178394317627},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6696237325668335},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6240418553352356},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5426474213600159},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5415544509887695},{"id":"https://openalex.org/keywords/fair-share-scheduling","display_name":"Fair-share scheduling","score":0.5208454728126526},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4939940571784973},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.46675920486450195},{"id":"https://openalex.org/keywords/fixed-priority-pre-emptive-scheduling","display_name":"Fixed-priority pre-emptive scheduling","score":0.46605169773101807},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.46274426579475403},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.4528173506259918},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3729232847690582},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.3132866322994232},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26976478099823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15117275714874268},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10738974809646606},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06840267777442932}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7440178394317627},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6696237325668335},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6240418553352356},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5426474213600159},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5415544509887695},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.5208454728126526},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4939940571784973},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.46675920486450195},{"id":"https://openalex.org/C122141398","wikidata":"https://www.wikidata.org/wiki/Q5456330","display_name":"Fixed-priority pre-emptive scheduling","level":5,"score":0.46605169773101807},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.46274426579475403},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.4528173506259918},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3729232847690582},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.3132866322994232},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26976478099823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15117275714874268},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10738974809646606},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06840267777442932},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1514004212","https://openalex.org/W1697951558","https://openalex.org/W2071137303","https://openalex.org/W2104225326","https://openalex.org/W2106119405","https://openalex.org/W2113870209","https://openalex.org/W2129960401","https://openalex.org/W2154857344","https://openalex.org/W3147794950","https://openalex.org/W3149104842","https://openalex.org/W4235090510","https://openalex.org/W4250661686","https://openalex.org/W4253995697","https://openalex.org/W6637205957"],"related_works":["https://openalex.org/W3184267879","https://openalex.org/W1545991362","https://openalex.org/W2184166483","https://openalex.org/W2545511463","https://openalex.org/W4390711930","https://openalex.org/W4390711934","https://openalex.org/W4390711911","https://openalex.org/W4390711951","https://openalex.org/W4390722066","https://openalex.org/W4390711910"],"abstract_inverted_index":{"Optimized":[0],"task":[1,39,68],"scheduling":[2,16,40,69],"with":[3,77],"reduced":[4],"energy":[5],"consumption":[6],"is":[7,41],"ever":[8],"demanding":[9],"in":[10,30,48],"the":[11,31,46,87],"era":[12],"of":[13,22,34,70,89],"multicores.":[14],"Power-aware":[15],"does":[17],"not":[18],"guarantee":[19],"thermal":[20,55,80],"safety":[21],"systems":[23,50],"components.":[24],"Temperature":[25],"plays":[26],"an":[27],"important":[28],"role":[29],"effective":[32],"functioning":[33],"embedded":[35],"systems.":[36],"Therefore,":[37],"temperature-aware":[38],"a":[42,62,74],"necessity":[43],"to":[44,52,67],"reduce":[45],"hotspots":[47],"such":[49],"and":[51,79],"ensure":[53],"overall":[54],"safety.":[56,81],"In":[57],"this":[58],"paper,":[59],"we":[60],"propose":[61],"genetic":[63],"algorithm":[64],"based":[65],"solution":[66],"different":[71,84],"applications":[72],"on":[73,83],"multi-core":[75],"system":[76],"power":[78],"Results":[82],"benchmarks":[85],"show":[86],"effectiveness":[88],"our":[90],"techniques.":[91]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}