{"id":"https://openalex.org/W2054068068","doi":"https://doi.org/10.1109/mwscas.2013.6674596","title":"Modified integrated circuit interface based on M×N-ary variable width period modulation","display_name":"Modified integrated circuit interface based on M×N-ary variable width period modulation","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2054068068","doi":"https://doi.org/10.1109/mwscas.2013.6674596","mag":"2054068068"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2013.6674596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069579045","display_name":"Sheng Yang He","orcid":"https://orcid.org/0000-0003-1308-498X"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shengyang He","raw_affiliation_strings":["School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, China","Sch. of Electron. & Inf. Eng., Harbin Inst. of Technol., Harbin, , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Harbin Inst. of Technol., Harbin, , China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102248436","display_name":"Maoliu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Maoliu Lin","raw_affiliation_strings":["School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, China","Sch. of Electron. & Inf. Eng., Harbin Inst. of Technol., Harbin, , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Harbin Inst. of Technol., Harbin, , China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056765538","display_name":"Guanghui Ren","orcid":"https://orcid.org/0000-0002-9867-8279"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guanghui Ren","raw_affiliation_strings":["School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, China","Sch. of Electron. & Inf. Eng., Harbin Inst. of Technol., Harbin, , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Sch. of Electron. & Inf. Eng., Harbin Inst. of Technol., Harbin, , China","institution_ids":["https://openalex.org/I204983213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204983213"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11390965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.7239825129508972},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6412593722343445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6400463581085205},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5959557890892029},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5202492475509644},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.4859001040458679},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.4693630337715149},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.46491533517837524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.334092378616333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22052204608917236},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09320220351219177},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08850079774856567},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.07302135229110718}],"concepts":[{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.7239825129508972},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6412593722343445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6400463581085205},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5959557890892029},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5202492475509644},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.4859001040458679},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.4693630337715149},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.46491533517837524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.334092378616333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22052204608917236},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09320220351219177},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08850079774856567},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.07302135229110718},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2013.6674596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1529535786","https://openalex.org/W2128401587","https://openalex.org/W2168997967","https://openalex.org/W2340344720","https://openalex.org/W2483909091"],"related_works":["https://openalex.org/W2048019328","https://openalex.org/W2130047965","https://openalex.org/W3145088891","https://openalex.org/W3087888791","https://openalex.org/W2957422867","https://openalex.org/W3160420002","https://openalex.org/W2382232495","https://openalex.org/W2142628816","https://openalex.org/W2734818042","https://openalex.org/W2131433104"],"abstract_inverted_index":{"A":[0,31],"modified":[1],"IC":[2],"interface":[3,61,71,126],"based":[4],"on":[5],"M\u00d7N-ary":[6],"variable":[7],"width":[8],"period":[9],"modulation":[10],"is":[11,34],"proposed":[12,72,127],"to":[13,21,43,53,78,98],"reduce":[14,79],"the":[15,23,45,55,60,70,80,83,89,100,125],"complexity":[16,91],"of":[17,27,59,92,104,116],"circuit":[18],"design,":[19],"and":[20,52,57,65,82],"improve":[22],"data":[24,101,113],"transfer":[25,102,114],"rate":[26,103,115],"a":[28,49,93,105,112,129],"bandwidth-limited":[29,106],"system.":[30,107],"demonstration":[32],"system":[33],"built":[35],"by":[36],"using":[37,124],"two":[38],"Field":[39],"Programmable":[40],"Gate":[41],"Arrays":[42],"simulate":[44],"transceiver":[46],"functions":[47],"in":[48,128,137],"RS232":[50,130],"bus,":[51],"verify":[54],"feasibility":[56],"validity":[58],"proposed.":[62],"Theoretical":[63],"analysis":[64],"experimental":[66],"results":[67,109],"indicates":[68],"that,":[69],"can":[73,121],"be":[74,122],"used":[75],"not":[76],"only":[77],"bandwidth":[81],"switching":[84],"frequency":[85],"requirements,":[86],"thereby":[87],"reducing":[88],"design":[90],"high-speed":[94],"system,":[95],"but":[96],"also":[97],"increase":[99],"Experimental":[108],"indicate":[110],"that":[111],"more":[117],"than":[118],"1.1":[119],"Mbps":[120],"achieved":[123],"serial":[131],"bus":[132],"without":[133],"any":[134],"other":[135],"change":[136],"hardware":[138],"circuit.":[139]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}