{"id":"https://openalex.org/W1989461344","doi":"https://doi.org/10.1109/mwscas.2012.6292216","title":"An 8-bit 100-MS/s Digital-to-Skew Converter with 200-ps range for time-interleaved sampling","display_name":"An 8-bit 100-MS/s Digital-to-Skew Converter with 200-ps range for time-interleaved sampling","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1989461344","doi":"https://doi.org/10.1109/mwscas.2012.6292216","mag":"1989461344"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051205321","display_name":"Chixiao Chen","orcid":"https://orcid.org/0000-0002-5980-4236"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chixiao Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034983873","display_name":"Shengchang Cai","orcid":"https://orcid.org/0000-0003-0936-1593"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"ShengChang Cai","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081820852","display_name":"Jialiang Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jialiang Xu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043892063","display_name":"Xiaoshi Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoshi Zhu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Micro-/Nano-Electronics Science and Technology Innovation Platform, Fudan University, Shanghai, China","[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Micro-/Nano-Electronics Science and Technology Innovation Platform, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"[State Key Laboratory of ASIC & System Fudan University, Shanghai, China]","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5051205321"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07151584,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1100","last_page":"1103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.726493239402771},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6320253610610962},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5586265921592712},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5090920329093933},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5049956440925598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.497121125459671},{"id":"https://openalex.org/keywords/charge-sharing","display_name":"Charge sharing","score":0.4962640404701233},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.48903951048851013},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48834678530693054},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4468209445476532},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43709129095077515},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2555698752403259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2521458864212036},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14315107464790344},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13948777318000793},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.07968726754188538}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.726493239402771},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6320253610610962},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5586265921592712},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5090920329093933},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5049956440925598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.497121125459671},{"id":"https://openalex.org/C2781179661","wikidata":"https://www.wikidata.org/wiki/Q5074272","display_name":"Charge sharing","level":3,"score":0.4962640404701233},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.48903951048851013},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48834678530693054},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4468209445476532},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43709129095077515},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2555698752403259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2521458864212036},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14315107464790344},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13948777318000793},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.07968726754188538}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1982594401","https://openalex.org/W2082979872","https://openalex.org/W2096434843","https://openalex.org/W2137219772","https://openalex.org/W6671618162"],"related_works":["https://openalex.org/W4290802965","https://openalex.org/W2014033206","https://openalex.org/W97789383","https://openalex.org/W1993919688","https://openalex.org/W3087516072","https://openalex.org/W2727156679","https://openalex.org/W4289406402","https://openalex.org/W2124313625","https://openalex.org/W2499196085","https://openalex.org/W3152219447"],"abstract_inverted_index":{"A":[0,26],"sampling":[1],"switch":[2,16],"with":[3,77],"an":[4],"embedded":[5],"Digital-to-Skew":[6],"Converter":[7],"(DSC)":[8],"is":[9,33,41,64],"presented":[10],"in":[11,43,66],"this":[12],"paper.":[13],"The":[14,39,61],"proposed":[15,79],"eliminates":[17],"time-interleaved":[18],"ADCs'":[19],"skews":[20],"by":[21],"adjusting":[22],"the":[23,37,78],"boosted":[24],"voltage.":[25],"similar":[27],"bridged":[28],"capacitors'":[29],"charge":[30],"sharing":[31],"structure":[32],"used":[34],"to":[35],"minimize":[36],"area.":[38],"circuit":[40],"fabricated":[42],"a":[44,57,72],"0.18\u03bcm":[45],"CMOS":[46],"process":[47],"and":[48,52],"achieves":[49],"sub-1ps":[50],"resolution":[51],"200ps":[53],"timing":[54],"range":[55],"at":[56],"rate":[58],"of":[59],"100MS/s.":[60],"power":[62],"consumption":[63],"430\u03bcW":[65],"maximum.":[67],"Measurement":[68],"result":[69],"also":[70],"includes":[71],"2-channel":[73],"14-bit":[74],"100MS/s":[75],"TI-ADCs":[76],"DSC":[80],"switch's":[81],"demonstration.":[82]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}