{"id":"https://openalex.org/W2127315511","doi":"https://doi.org/10.1109/mwscas.2012.6292097","title":"Design of a nanoscale Quantum-dot Cellular Automata Configurable Logic Block for FPGAs","display_name":"Design of a nanoscale Quantum-dot Cellular Automata Configurable Logic Block for FPGAs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2127315511","doi":"https://doi.org/10.1109/mwscas.2012.6292097","mag":"2127315511"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022277194","display_name":"Hemant Balijepalli","orcid":null},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hemant Balijepalli","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","Dept. of Electrical Engineering and Computer Science, The University of Toledo, 2801, W. Bancroft, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Computer Science, The University of Toledo, 2801, W. Bancroft, Ohio, USA","institution_ids":["https://openalex.org/I90871651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014613583","display_name":"Mohammed Niamat","orcid":"https://orcid.org/0000-0002-1896-1569"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammed Niamat","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","Dept. of Electrical Engineering and Computer Science, The University of Toledo, 2801, W. Bancroft, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Computer Science, The University of Toledo, 2801, W. Bancroft, Ohio, USA","institution_ids":["https://openalex.org/I90871651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5022277194"],"corresponding_institution_ids":["https://openalex.org/I90871651"],"apc_list":null,"apc_paid":null,"fwci":1.0108,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.7800578,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"622","last_page":"625"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantum-dot-cellular-automaton","display_name":"Quantum dot cellular automaton","score":0.9132468700408936},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6987218856811523},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6448091268539429},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6150076985359192},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5993188619613647},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5945855379104614},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.5912697315216064},{"id":"https://openalex.org/keywords/quantum-cellular-automaton","display_name":"Quantum cellular automaton","score":0.5687950253486633},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5263713002204895},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5070211887359619},{"id":"https://openalex.org/keywords/quantum-dot","display_name":"Quantum dot","score":0.49262362718582153},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48301514983177185},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44501906633377075},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4364296793937683},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3270597457885742},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2656092047691345},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.21412837505340576},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17398828268051147},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1583089828491211},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15254637598991394},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.14424949884414673},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12347611784934998},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12281548976898193}],"concepts":[{"id":"https://openalex.org/C116523029","wikidata":"https://www.wikidata.org/wiki/Q7269040","display_name":"Quantum dot cellular automaton","level":3,"score":0.9132468700408936},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6987218856811523},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6448091268539429},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6150076985359192},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5993188619613647},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5945855379104614},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.5912697315216064},{"id":"https://openalex.org/C68576872","wikidata":"https://www.wikidata.org/wiki/Q4893239","display_name":"Quantum cellular automaton","level":3,"score":0.5687950253486633},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5263713002204895},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5070211887359619},{"id":"https://openalex.org/C124657808","wikidata":"https://www.wikidata.org/wiki/Q1133068","display_name":"Quantum dot","level":2,"score":0.49262362718582153},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48301514983177185},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44501906633377075},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4364296793937683},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3270597457885742},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2656092047691345},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.21412837505340576},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17398828268051147},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1583089828491211},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15254637598991394},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.14424949884414673},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12347611784934998},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12281548976898193},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1592704053","https://openalex.org/W1600350277","https://openalex.org/W2033022342","https://openalex.org/W2059030116","https://openalex.org/W2090487135","https://openalex.org/W2100619209","https://openalex.org/W2110711063","https://openalex.org/W2133403974","https://openalex.org/W2136889091","https://openalex.org/W2155234523","https://openalex.org/W6673116521"],"related_works":["https://openalex.org/W2900752289","https://openalex.org/W1970049665","https://openalex.org/W1495160985","https://openalex.org/W2107154702","https://openalex.org/W4224214475","https://openalex.org/W2090487135","https://openalex.org/W2048982205","https://openalex.org/W2088180930","https://openalex.org/W4233455037","https://openalex.org/W2127315511"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,13,21,70,133,136,138],"novel":[4],"design":[5,62,69],"of":[6,39,63,81,97,120,129],"Configurable":[8],"Logic":[9],"Block":[10],"(CLB)":[11],"for":[12,76,152],"Field":[14],"Programmable":[15],"Gate":[16],"Array":[17],"(FPGA)":[18],"based":[19,50],"on":[20,51],"computing":[22],"scheme":[23],"in":[24,87,102],"nanoscale":[25],"technology":[26],"called":[27],"the":[28,36,48,55,61,64,77,82,90,98,104,110,130,149],"Quantum-dot":[29],"Cellular":[30],"Automata":[31],"(QCA).":[32],"In":[33],"QCA":[34,100],"technology,":[35],"cells":[37,121],"made":[38],"quantum":[40],"dots":[41],"transmit":[42],"information":[43],"from":[44],"one":[45],"cell":[46],"to":[47,67,94,124],"other":[49],"Coulombic":[52],"repulsion":[53],"between":[54],"electrons.":[56],"The":[57],"main":[58],"goal":[59],"behind":[60],"CLB":[65,112,131],"is":[66,93,107],"ultimately":[68],"miniscule":[71],"nano":[72],"FPGA":[73],"without":[74],"transistors":[75],"`beyond":[78],"CMOS":[79],"era'":[80],"2020s.":[83],"Unlike":[84],"previous":[85],"research":[86],"this":[88],"area,":[89],"attempt":[91],"here":[92],"take":[95],"advantage":[96],"unique":[99],"features":[101],"building":[103],"architecture.":[105],"It":[106],"found":[108],"that":[109],"proposed":[111],"has":[113],"less":[114,118],"latency":[115],"and":[116,140,146],"occupies":[117],"number":[119],"as":[122],"compared":[123],"earlier":[125],"designs.":[126],"Different":[127],"components":[128],"including":[132],"(4\u00d716)":[134],"decoder,":[135],"D-latch,":[137],"multiplexer":[139],"an":[141],"RS-flip":[142],"flop":[143],"are":[144],"designed,":[145],"simulated":[147],"using":[148],"QCADesigner":[150],"tool":[151],"functional":[153],"correctness.":[154]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}