{"id":"https://openalex.org/W2109123202","doi":"https://doi.org/10.1109/mwscas.2012.6292092","title":"Design method for an over-IO-Gb/s CMOS CML buffer circuit for delay control","display_name":"Design method for an over-IO-Gb/s CMOS CML buffer circuit for delay control","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2109123202","doi":"https://doi.org/10.1109/mwscas.2012.6292092","mag":"2109123202"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022381888","display_name":"Keiji Kishine","orcid":"https://orcid.org/0000-0003-3213-6650"},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiji Kishine","raw_affiliation_strings":["University of Shiga Prefecture, Hassaka, Shiga, Japan","University of Shiga Prefecture, 2500, Hikone Hassaka, 522-8533, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture, Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]},{"raw_affiliation_string":"University of Shiga Prefecture, 2500, Hikone Hassaka, 522-8533, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058482260","display_name":"Hiromi Inaba","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiromi Inaba","raw_affiliation_strings":["University of Shiga Prefecture, Hassaka, Shiga, Japan","University of Shiga Prefecture, 2500, Hikone Hassaka, 522-8533, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Shiga Prefecture, Hassaka, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]},{"raw_affiliation_string":"University of Shiga Prefecture, 2500, Hikone Hassaka, 522-8533, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111994345","display_name":"Yusuke Ohtomo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Ohtomo","raw_affiliation_strings":["NTT Science and Core, Technologies Laboratory Group, Atsugi, Kanagawa, Japan","NTT Science and Core, Technologies Laboratory Group, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-0198, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Science and Core, Technologies Laboratory Group, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT Science and Core, Technologies Laboratory Group, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-0198, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072536066","display_name":"Makoto Nakamura","orcid":"https://orcid.org/0000-0001-7008-6880"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Nakamura","raw_affiliation_strings":["NTT Science and Core, Technologies Laboratory Group, Atsugi, Kanagawa, Japan","NTT Science and Core, Technologies Laboratory Group, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-0198, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Science and Core, Technologies Laboratory Group, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT Science and Core, Technologies Laboratory Group, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-0198, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104052679","display_name":"Mitsuo Nakamura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mitsuo Nakamura","raw_affiliation_strings":["NTT Science and Core, Technologies Laboratory Group, Atsugi, Kanagawa, Japan","NTT Science and Core, Technologies Laboratory Group, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-0198, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Science and Core, Technologies Laboratory Group, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT Science and Core, Technologies Laboratory Group, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-0198, Japan","institution_ids":["https://openalex.org/I4210105847"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"602","last_page":"605"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.75473952293396},{"id":"https://openalex.org/keywords/buffer-amplifier","display_name":"Buffer amplifier","score":0.6949236989021301},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6541149020195007},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.5391836762428284},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5316323041915894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49904322624206543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4715483486652374},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46599140763282776},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4578165113925934},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4196265935897827},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36825504899024963},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3138315677642822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26222679018974304},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18448296189308167},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15849801898002625},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.10438117384910583}],"concepts":[{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.75473952293396},{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.6949236989021301},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6541149020195007},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.5391836762428284},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5316323041915894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49904322624206543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4715483486652374},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46599140763282776},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4578165113925934},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4196265935897827},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36825504899024963},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3138315677642822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26222679018974304},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18448296189308167},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15849801898002625},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.10438117384910583}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2014420845","https://openalex.org/W2122931372","https://openalex.org/W2159745870"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2362904186","https://openalex.org/W2121192822","https://openalex.org/W2114232017","https://openalex.org/W1997308464","https://openalex.org/W2040679505"],"abstract_inverted_index":{"A":[0,14],"design":[1,61,76],"method":[2],"for":[3,8,63],"an":[4],"over-lOG-b/s":[5],"buffer":[6,33,80],"circuit":[7,18,34],"generating":[9],"precise":[10],"delay":[11,25,65,101],"is":[12,20],"proposed.":[13],"simple":[15],"small-signal":[16],"equivalent":[17],"model":[19,53],"introduced":[21],"to":[22],"investigate":[23],"the":[24,40,60,64,72,75,84,89,97,107,110],"characteristics":[26],"of":[27,57,74,109],"a":[28,51,55],"current":[29],"mode":[30],"logic":[31],"(CML)":[32],"with":[35,83],"load":[36],"resistances.":[37],"By":[38],"setting":[39],"transconductance":[41],"generator":[42],"g":[43],"<sub":[44],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[45],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[46],"and":[47,66,87,91,99],"output":[48],"resistance":[49],"in":[50],"MOSFET":[52],"as":[54],"function":[56],"drain":[58],"current,":[59],"equations":[62],"gain":[67],"are":[68,102],"derived.":[69],"To":[70],"confirm":[71],"validity":[73,108],"method,":[77],"we":[78],"fabricated":[79],"chain":[81],"IC":[82],"65nm-MOSFET":[85],"process":[86],"compared":[88],"measured":[90,98],"estimated":[92,100],"delay.":[93],"The":[94],"errors":[95],"between":[96],"less":[103],"than":[104],"15%,":[105],"confirming":[106],"method.":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}