{"id":"https://openalex.org/W2061041576","doi":"https://doi.org/10.1109/mwscas.2012.6292074","title":"An effective solution to thermal-aware test scheduling on network-on-chip using multiple clock rates","display_name":"An effective solution to thermal-aware test scheduling on network-on-chip using multiple clock rates","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2061041576","doi":"https://doi.org/10.1109/mwscas.2012.6292074","mag":"2061041576"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005484411","display_name":"Hassan Salamy","orcid":"https://orcid.org/0000-0003-1314-1702"},"institutions":[{"id":"https://openalex.org/I13511017","display_name":"Texas State University","ror":"https://ror.org/05h9q1g27","country_code":"US","type":"education","lineage":["https://openalex.org/I13511017"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hassan Salamy","raw_affiliation_strings":["Ingram School of Engineering, Texas State University, San Marcos, San Marcos, TX, USA","Ingram School of Engineering, Texas State University,San Marcos,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ingram School of Engineering, Texas State University, San Marcos, San Marcos, TX, USA","institution_ids":["https://openalex.org/I13511017"]},{"raw_affiliation_string":"Ingram School of Engineering, Texas State University,San Marcos,USA","institution_ids":["https://openalex.org/I13511017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053157522","display_name":"Haidar Harmanani","orcid":"https://orcid.org/0000-0001-5416-4383"},"institutions":[{"id":"https://openalex.org/I56306041","display_name":"Lebanese American University","ror":"https://ror.org/00hqkan37","country_code":"LB","type":"education","lineage":["https://openalex.org/I56306041"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Haidar Harmanani","raw_affiliation_strings":["Department of Computer Science, Lebanese American University, Byblos, Lebanon","Department of Computer Science, Lebanese American University, Byblos, 1401 2010, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Lebanese American University, Byblos, Lebanon","institution_ids":["https://openalex.org/I56306041"]},{"raw_affiliation_string":"Department of Computer Science, Lebanese American University, Byblos, 1401 2010, Lebanon","institution_ids":["https://openalex.org/I56306041"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8632,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86492607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"28","issue":null,"first_page":"530","last_page":"533"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7433432340621948},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.719965398311615},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6118595004081726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.561981201171875},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5361665487289429},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5195468068122864},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4799223840236664},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.4743182361125946},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4627329111099243},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4533887803554535},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43551769852638245},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33717411756515503},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2871554493904114},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17506667971611023},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16172942519187927},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08256259560585022}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7433432340621948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.719965398311615},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6118595004081726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.561981201171875},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5361665487289429},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5195468068122864},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4799223840236664},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.4743182361125946},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4627329111099243},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4533887803554535},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43551769852638245},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33717411756515503},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2871554493904114},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17506667971611023},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16172942519187927},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08256259560585022},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1572969092","https://openalex.org/W1573562958","https://openalex.org/W2031732101","https://openalex.org/W2036743800","https://openalex.org/W2081578426","https://openalex.org/W2099502153","https://openalex.org/W2114637081","https://openalex.org/W2117738897","https://openalex.org/W2129960401","https://openalex.org/W2132030923","https://openalex.org/W2141405780","https://openalex.org/W2151658776","https://openalex.org/W2158489063","https://openalex.org/W2160847478","https://openalex.org/W2162619013","https://openalex.org/W2164203755","https://openalex.org/W2167792321","https://openalex.org/W2169584262","https://openalex.org/W4253408813","https://openalex.org/W4298093392","https://openalex.org/W6634405188","https://openalex.org/W6677333278","https://openalex.org/W6683896646"],"related_works":["https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W2065289416","https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W1581055755","https://openalex.org/W2519428907"],"abstract_inverted_index":{"As":[0,19],"more":[1],"cores":[2,83],"are":[3],"being":[4],"packed":[5],"on":[6,36,95],"a":[7,20,28,37,72,85],"single":[8],"chip,":[9],"bus-based":[10],"communication":[11,34],"is":[12,25,62,92],"suffering":[13],"from":[14],"bandwidth":[15],"and":[16,43,78],"scalability":[17,44],"issues.":[18],"result,":[21],"the":[22,32,41,48,56,99],"new":[23],"approach":[24],"to":[26],"use":[27],"network-on-chip":[29],"(NoC)":[30],"as":[31],"main":[33],"platform":[35],"SoC.":[38],"NoC":[39],"provides":[40],"flexibility":[42],"much":[45],"needed":[46],"in":[47,65,84],"era":[49],"of":[50,58,82,101],"multi-cores.":[51],"NoC-based":[52,86],"systems":[53],"also":[54],"provide":[55],"capability":[57],"multiple":[59,89],"clocking":[60],"that":[61],"widely":[63],"used":[64],"many":[66],"SoC":[67,87],"nowadays.":[68],"In":[69],"this":[70],"paper,":[71],"simulated":[73],"annealing":[74],"algorithm":[75],"for":[76],"thermal":[77],"power-aware":[79],"test":[80],"scheduling":[81],"using":[88],"clock":[90],"rates":[91],"presented.":[93],"Results":[94],"different":[96],"benchmarks":[97],"show":[98],"effectiveness":[100],"our":[102],"technique.":[103]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}