{"id":"https://openalex.org/W2056894349","doi":"https://doi.org/10.1109/mwscas.2012.6292052","title":"A fast-convergence and robust digital calibration algorithm for a 14-bit 200-MS/s hybrid pipelined-SAR ADC","display_name":"A fast-convergence and robust digital calibration algorithm for a 14-bit 200-MS/s hybrid pipelined-SAR ADC","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2056894349","doi":"https://doi.org/10.1109/mwscas.2012.6292052","mag":"2056894349"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027969115","display_name":"Shan Qing","orcid":"https://orcid.org/0000-0002-7700-0143"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shan Qing","raw_affiliation_strings":["Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu","Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050053624","display_name":"Guangjun Li","orcid":"https://orcid.org/0000-0003-2054-1771"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guang-Jun Li","raw_affiliation_strings":["Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu","Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429915","display_name":"Qiang Li","orcid":"https://orcid.org/0000-0001-9503-995X"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I204337017","display_name":"Aarhus University","ror":"https://ror.org/01aj84f44","country_code":"DK","type":"education","lineage":["https://openalex.org/I204337017"]}],"countries":["CN","DK"],"is_corresponding":false,"raw_author_name":"Qiang Li","raw_affiliation_strings":["Integrated Circuits & Electronics (ICE) Lab, Aarhus University, Denmark","Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Circuits & Electronics (ICE) Lab, Aarhus University, Denmark","institution_ids":["https://openalex.org/I204337017"]},{"raw_affiliation_string":"Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"442","last_page":"445"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6570761203765869},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6535040140151978},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5529866814613342},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5512899160385132},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.5096089839935303},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5009927749633789},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4752647280693054},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4557596445083618},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.4432342052459717},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4138805866241455},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3943813443183899},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1735464334487915},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12777799367904663},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0718422532081604},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.07076919078826904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6570761203765869},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6535040140151978},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5529866814613342},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5512899160385132},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.5096089839935303},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5009927749633789},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4752647280693054},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4557596445083618},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.4432342052459717},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4138805866241455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3943813443183899},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1735464334487915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12777799367904663},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0718422532081604},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.07076919078826904},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mwscas.2012.6292052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/ff288cf5-a6bb-4be4-a10e-2c43c2c8e223","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=84867313962&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400063","display_name":"Scopus (Elsevier)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Qing, S, Li, G-J & Li, Q 2012, A fast-convergence and robust digital calibration algorithm for a 14-bit 200-MS/s hybrid pipelined-SAR ADC. in 2012 IEEE 55th Midwest Symposium on Circuits and Systems. pp. 442-445, IEEE International Midwest Symposium on Circuits and Systems 2012, Boise, United States, 05/08/2012. https://doi.org/10.1109/MWSCAS.2012.6292052","raw_type":"bookPart"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1537515884","https://openalex.org/W2006755022","https://openalex.org/W2039122483","https://openalex.org/W2069067360","https://openalex.org/W2109289538","https://openalex.org/W2128413723","https://openalex.org/W2129071150","https://openalex.org/W2135500792","https://openalex.org/W2152714847","https://openalex.org/W2154300649"],"related_works":["https://openalex.org/W2904640696","https://openalex.org/W2752640128","https://openalex.org/W2278942241","https://openalex.org/W2568520569","https://openalex.org/W4206356469","https://openalex.org/W2345299457","https://openalex.org/W2942561789","https://openalex.org/W2418527074","https://openalex.org/W2997894768","https://openalex.org/W2533361262"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,81],"fast-convergence":[4],"and":[5,37,46,53,91],"robust":[6,52],"adaptive":[7],"step":[8],"size":[9],"equalization":[10],"approach":[11,24],"for":[12,58],"14-bit":[14],"200MS/s":[15],"hybrid":[16],"pipeline-SAR":[17],"analog-to-digital":[18],"converters":[19],"(ADC).":[20],"The":[21,61],"proposed":[22,62,78],"calibration":[23],"corrects":[25],"errors":[26],"not":[27],"only":[28],"from":[29],"capacitor":[30],"mismatch,":[31],"gain":[32],"error,":[33],"op":[34],"amp":[35],"nonlinearity,":[36],"comparator":[38],"offset,":[39],"but":[40],"also":[41],"the":[42,77],"reference":[43],"DAC":[44],"error":[45,56],"inter-stage":[47],"mismatch":[48],"errors.":[49],"It":[50],"is":[51],"permits":[54],"higher":[55],"margin":[57],"analog":[59],"design.":[60],"algorithm":[63],"has":[64],"been":[65],"verified":[66],"with":[67],"gate":[68],"level":[69],"simulation":[70],"as":[71,73],"well":[72],"FPGA":[74],"implementation,":[75],"where":[76],"design":[79],"achieves":[80],"DNL":[82],"of":[83,88,94,102],"-0.59/0.28":[84],"LSB,":[85],"an":[86,92],"INL":[87],"-0.59/0.34":[89],"LSB":[90],"SNDR":[93],"84":[95],"dB":[96],"at":[97],"input":[98],"near":[99],"Nyquist":[100],"frequency":[101],"90.55MHz.":[103]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}