{"id":"https://openalex.org/W1986017670","doi":"https://doi.org/10.1109/mwscas.2012.6292047","title":"Towards low area overhead ARQ based soft error tolerant data paths for SRAM-based Altera FPGAs","display_name":"Towards low area overhead ARQ based soft error tolerant data paths for SRAM-based Altera FPGAs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1986017670","doi":"https://doi.org/10.1109/mwscas.2012.6292047","mag":"1986017670"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014912655","display_name":"Phani Balaji Swamy Tangellapalli","orcid":null},"institutions":[{"id":"https://openalex.org/I63920570","display_name":"Tennessee Technological University","ror":"https://ror.org/05drmrq39","country_code":"US","type":"education","lineage":["https://openalex.org/I63920570"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phani Balaji Swamy Tangellapalli","raw_affiliation_strings":["Department Electrical and Computer Engineering, Tennessee Technological University, Cookeville, TN, USA","Dept. Electrical and Computer Engineering, Tennessee Technological University, Cookeville, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, Tennessee Technological University, Cookeville, TN, USA","institution_ids":["https://openalex.org/I63920570"]},{"raw_affiliation_string":"Dept. Electrical and Computer Engineering, Tennessee Technological University, Cookeville, U.S.A","institution_ids":["https://openalex.org/I63920570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034599612","display_name":"Syed Rafay Hasan","orcid":"https://orcid.org/0000-0003-0183-8086"},"institutions":[{"id":"https://openalex.org/I63920570","display_name":"Tennessee Technological University","ror":"https://ror.org/05drmrq39","country_code":"US","type":"education","lineage":["https://openalex.org/I63920570"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Syed Rafay Hasan","raw_affiliation_strings":["Department Electrical and Computer Engineering, Tennessee Technological University, Cookeville, TN, USA","Dept. Electrical and Computer Engineering, Tennessee Technological University, Cookeville, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, Tennessee Technological University, Cookeville, TN, USA","institution_ids":["https://openalex.org/I63920570"]},{"raw_affiliation_string":"Dept. Electrical and Computer Engineering, Tennessee Technological University, Cookeville, U.S.A","institution_ids":["https://openalex.org/I63920570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63920570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06724967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"197","issue":null,"first_page":"422","last_page":"425"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7251767516136169},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7015252113342285},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6888822317123413},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6610353589057922},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6115725040435791},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.592976450920105},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5762383341789246},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5716883540153503},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.564049482345581},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4937001168727875},{"id":"https://openalex.org/keywords/hybrid-automatic-repeat-request","display_name":"Hybrid automatic repeat request","score":0.4249623417854309},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29011809825897217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17680492997169495},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1724298596382141},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1295313537120819},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12256699800491333}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7251767516136169},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7015252113342285},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6888822317123413},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6610353589057922},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6115725040435791},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.592976450920105},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5762383341789246},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5716883540153503},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.564049482345581},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4937001168727875},{"id":"https://openalex.org/C118437007","wikidata":"https://www.wikidata.org/wiki/Q1017139","display_name":"Hybrid automatic repeat request","level":3,"score":0.4249623417854309},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29011809825897217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17680492997169495},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1724298596382141},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1295313537120819},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12256699800491333},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138660444","wikidata":"https://www.wikidata.org/wiki/Q5607897","display_name":"Telecommunications link","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1579847657","https://openalex.org/W2000525123","https://openalex.org/W2099329957","https://openalex.org/W2106672998","https://openalex.org/W2150025103","https://openalex.org/W2150650385","https://openalex.org/W2152652532","https://openalex.org/W2169213530","https://openalex.org/W6676135933"],"related_works":["https://openalex.org/W4290647047","https://openalex.org/W1500230652","https://openalex.org/W2363504003","https://openalex.org/W2066033226","https://openalex.org/W2548582980","https://openalex.org/W2367161728","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2088929465","https://openalex.org/W2612883256"],"abstract_inverted_index":{"The":[0],"SRAM-based":[1,203],"FPGA,":[2],"due":[3],"to":[4,36,56,91,111,180,190,198],"their":[5,67,83],"high":[6],"performance,":[7],"has":[8],"become":[9],"a":[10,97,135,160],"popular":[11],"choice":[12],"in":[13,20,26,46,66,124,139,153,165,202],"today's":[14],"electronic":[15],"systems":[16],"and":[17,122,129],"are":[18,44,53,80],"used":[19],"large":[21],"number":[22],"of":[23,99,120,155],"applications.":[24],"But":[25],"radiation":[27],"harsh":[28],"environment":[29],"these":[30],"FPGAs":[31,43],"require":[32,61],"some":[33],"additional":[34],"mechanism":[35],"cope":[37],"up":[38],"with":[39,108,134],"soft":[40,57,62,71,161,200],"errors.":[41,58],"Modern":[42],"built":[45],"28nm":[47],"technologies,":[48],"where":[49],"even":[50],"combinational":[51],"circuits":[52,65],"substantially":[54],"vulnerable":[55],"Such":[59],"designs":[60],"error":[63,72,162],"mitigation":[64,73],"data":[68],"paths.":[69],"Conventional":[70],"techniques":[74],"such":[75],"as":[76,89],"triple":[77],"modular":[78],"redundancy":[79,110,197],"robust":[81],"but":[82,158],"area":[84,113,156],"overhead":[85,157],"is":[86,105,149,173,186],"three":[87],"times":[88,137],"compared":[90,179],"normal":[92],"design.":[93],"In":[94],"this":[95,185],"paper":[96],"variant":[98],"automatic":[100],"repeat":[101],"request":[102],"(ARQ)":[103],"protocol":[104,194],"proposed,":[106],"along":[107],"delayed":[109,196],"reduce":[112],"overhead.":[114],"Synthesis":[115],"results":[116,144],"show":[117,145],"an":[118],"improvement":[119,138],"9.1":[121],"10%":[123],"latency":[125],"for":[126,175],"Cyclone":[127],"II":[128,131],"Stratix":[130],"FPGAs,":[132],"respectively,":[133],"1.94":[136],"resource":[140],"utilization.":[141],"Our":[142],"synthesis":[143],"that":[146],"our":[147,183],"implementation":[148],"not":[150],"only":[151],"better":[152,174],"terms":[154],"if":[159],"occurs":[163],"once":[164],"10":[166],"clock":[167],"cycles":[168],"the":[169,176,187],"overall":[170],"system":[171],"throughput":[172],"proposed":[177],"architecture":[178],"TMR.":[181],"To":[182],"knowledge":[184],"first":[188],"work":[189],"implement":[191],"ARQ":[192],"based":[193],"utilizing":[195],"mitigate":[199],"errors":[201],"FPGAs.":[204]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}