{"id":"https://openalex.org/W2020009473","doi":"https://doi.org/10.1109/mwscas.2012.6292010","title":"A 1.2 V 1.0-GS/s 8-bit Voltage-Buffer-Free Folding and interpolating ADC","display_name":"A 1.2 V 1.0-GS/s 8-bit Voltage-Buffer-Free Folding and interpolating ADC","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2020009473","doi":"https://doi.org/10.1109/mwscas.2012.6292010","mag":"2020009473"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056946496","display_name":"Mingshuo Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingshuo Wang","raw_affiliation_strings":["School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","School of Fudan University and State Key Lab of ASIC & System, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"School of Fudan University and State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016872909","display_name":"Tao Lin","orcid":"https://orcid.org/0000-0002-7479-2333"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Lin","raw_affiliation_strings":["School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","School of Fudan University and State Key Lab of ASIC & System, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"School of Fudan University and State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","School of Fudan University and State Key Lab of ASIC & System, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"School of Fudan University and State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006260198","display_name":"Ning Li","orcid":"https://orcid.org/0000-0002-2428-0516"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Li","raw_affiliation_strings":["School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","School of Fudan University and State Key Lab of ASIC & System, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"School of Fudan University and State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","School of Fudan University and State Key Lab of ASIC & System, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Fudan University, State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"School of Fudan University and State Key Lab of ASIC & System, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.6835143566131592},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6325916051864624},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5544233322143555},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46556901931762695},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.46095776557922363},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.4563186764717102},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.45382416248321533},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.45136359333992004},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.43212494254112244},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.432017058134079},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.4280069172382355},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4268350601196289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4256175756454468},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.3386136591434479},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20071092247962952},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10337534546852112}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.6835143566131592},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6325916051864624},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5544233322143555},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46556901931762695},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.46095776557922363},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.4563186764717102},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.45382416248321533},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.45136359333992004},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.43212494254112244},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.432017058134079},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.4280069172382355},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4268350601196289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4256175756454468},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.3386136591434479},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20071092247962952},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10337534546852112},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2072306528","https://openalex.org/W2121080705","https://openalex.org/W2121529733","https://openalex.org/W2125944154","https://openalex.org/W2137683411"],"related_works":["https://openalex.org/W3028366910","https://openalex.org/W2340159482","https://openalex.org/W2297502789","https://openalex.org/W2809902876","https://openalex.org/W2147238716","https://openalex.org/W3161232211","https://openalex.org/W955403257","https://openalex.org/W2064936019","https://openalex.org/W1980860635","https://openalex.org/W2171601434"],"abstract_inverted_index":{"A":[0,29],"single-channel":[1],"1.0-GS/s":[2],"8-bit":[3],"Voltage-Buffer-Free":[4],"Pipelined-Folding-Interpolating":[5],"analog-to-digital":[6],"converter":[7],"(PL-FAI-ADC)":[8],"is":[9,34,57,93],"presented.":[10],"Grouped":[11],"T/H":[12,23,32],"blocks":[13],"are":[14],"adopted":[15],"to":[16,36],"cancel":[17,37],"the":[18,22,26,38,44,86],"voltage":[19,98],"buffer":[20],"between":[21],"block":[24],"and":[25,75],"pre-amplifiers":[27],"array.":[28],"new":[30],"full-digital":[31],"switch":[33,51],"proposed":[35,58],"bootstrapped":[39],"capacitor,":[40],"which":[41],"can":[42],"save":[43],"chip":[45],"area":[46],"grandly.":[47],"An":[48],"improved":[49],"single-diode":[50],"with":[52,96],"an":[53],"extra":[54],"reset":[55],"path":[56],"as":[59],"inter-stage":[60],"sampling":[61],"switches.":[62],"The":[63,90],"ADC":[64],"implemented":[65],"in":[66],"65nm":[67],"CMOS":[68],"technology":[69],"achieves":[70],"SNDR":[71],"of":[72,77,88,99],"47.5":[73],"dB":[74,79],"SFDR":[76],"57.8":[78],"for":[80],"487.3":[81],"MHz":[82],"input":[83],"frequency":[84],"at":[85],"rate":[87],"1.0-GS/s.":[89],"power":[91],"consumption":[92],"75":[94],"mW":[95],"supply":[97],"1.2":[100],"V.":[101]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}