{"id":"https://openalex.org/W2001142303","doi":"https://doi.org/10.1109/mwscas.2012.6292002","title":"Low voltage CMOS timing generator using array of digital delay lock loops","display_name":"Low voltage CMOS timing generator using array of digital delay lock loops","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2001142303","doi":"https://doi.org/10.1109/mwscas.2012.6292002","mag":"2001142303"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6292002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100599926","display_name":"S. Balaji","orcid":"https://orcid.org/0009-0001-3817-9793"},"institutions":[{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]},{"id":"https://openalex.org/I4404532908","display_name":"Easwari Engineering College","ror":"https://ror.org/01aams644","country_code":null,"type":"education","lineage":["https://openalex.org/I4404532908"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Balaji","raw_affiliation_strings":["Department of ECE, Easwari Engineering College, Anna University, Chennai, India","Dept. of ECE, Easwari Engg.College, Anna University, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Easwari Engineering College, Anna University, Chennai, India","institution_ids":["https://openalex.org/I33585257","https://openalex.org/I4404532908"]},{"raw_affiliation_string":"Dept. of ECE, Easwari Engg.College, Anna University, Chennai, India","institution_ids":["https://openalex.org/I33585257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101920020","display_name":"K. Srinivasan","orcid":"https://orcid.org/0000-0002-4006-6157"},"institutions":[{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]},{"id":"https://openalex.org/I4404532908","display_name":"Easwari Engineering College","ror":"https://ror.org/01aams644","country_code":null,"type":"education","lineage":["https://openalex.org/I4404532908"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K.S Srinivasan","raw_affiliation_strings":["Department of ECE, Easwari Engineering College, Anna University, Chennai, India","Dept. of ECE, Easwari Engg.College, Anna University, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Easwari Engineering College, Anna University, Chennai, India","institution_ids":["https://openalex.org/I33585257","https://openalex.org/I4404532908"]},{"raw_affiliation_string":"Dept. of ECE, Easwari Engg.College, Anna University, Chennai, India","institution_ids":["https://openalex.org/I33585257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4123,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51847549,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"242","last_page":"245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7986207008361816},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.6391083002090454},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6236943006515503},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5958267450332642},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5783939957618713},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5464115142822266},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4898333251476288},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.48175978660583496},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.47682279348373413},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4589352309703827},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4458655118942261},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.42754119634628296},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4194888770580292},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3449695110321045},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3368828296661377},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22789815068244934},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.22770053148269653},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2043139934539795}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7986207008361816},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.6391083002090454},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6236943006515503},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5958267450332642},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5783939957618713},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5464115142822266},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4898333251476288},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.48175978660583496},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.47682279348373413},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4589352309703827},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4458655118942261},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.42754119634628296},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4194888770580292},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3449695110321045},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3368828296661377},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22789815068244934},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22770053148269653},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2043139934539795},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6292002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6292002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1597620877","https://openalex.org/W2001078510","https://openalex.org/W2114953806","https://openalex.org/W2132523705","https://openalex.org/W2145648782","https://openalex.org/W2152364944","https://openalex.org/W2154276178","https://openalex.org/W2165547580","https://openalex.org/W2165572735","https://openalex.org/W6682730041"],"related_works":["https://openalex.org/W3093724499","https://openalex.org/W2213169543","https://openalex.org/W2062737926","https://openalex.org/W2979324006","https://openalex.org/W1993254755","https://openalex.org/W4385624389","https://openalex.org/W2406632178","https://openalex.org/W3177439118","https://openalex.org/W2152364944","https://openalex.org/W2030984893"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"Low":[3],"Voltage":[4],"CMOS":[5],"Timing":[6],"Generator":[7],"Using":[8],"Array":[9],"of":[10,25,82,179,191,211,233],"Digital":[11],"Delay":[12,26,49,88,234],"Lock":[13,50,89,183],"Loops":[14,51,236],"is":[15,20,140,185],"presented.":[16],"The":[17,47,87,116,165,204,226],"timing":[18,38,209,227],"generator":[19,39,228],"implemented":[21,229],"as":[22,70,100,230,243],"an":[23,83,231],"array":[24,138,232],"Locked":[27,235],"Loops,":[28],"providing":[29],"wide":[30],"operating":[31,157],"frequency":[32,158],"range.":[33],"This":[34,137],"architecture":[35],"enables":[36],"a":[37,53,61,125,130,208],"with":[40,60,107],"sub-gate":[41],"delay":[42,171,193],"resolution":[43],"to":[44,128,156],"be":[45],"implemented.":[46],"proposed":[48],"use":[52,124],"Dual":[54],"Phase":[55,102,120],"and":[56,78,96,103,121,145,160,176,189,219],"Frequency":[57,104,122],"Detector":[58,105,123],"along":[59,106],"charge":[62,67,108],"pump":[63,109],"where":[64],"the":[65,71,76,79,94,111,134,169,174,177,180,192,216,240],"injected":[66],"approaches":[68,73],"zero":[69],"loop":[72],"lock":[74,91],"on":[75,92,142],"leading":[77,95],"trailing":[80,97],"edges":[81,99],"input":[84,161,175],"clock":[85,98,187],"reference.":[86],"Loop":[90],"both":[93],"dual":[101,119],"convert":[110],"phase":[112,162,223],"difference":[113],"into":[114],"voltage.":[115],"start":[117],"controlled":[118],"start-controlled":[126],"circuit":[127,218],"provide":[129,195],"precise":[131,196],"output":[132,178,197],"without":[133,198],"locking":[135,200,241],"problem.":[136],"DLL":[139,181,217],"based":[141],"self-biased":[143],"technique":[144],"achieves":[146],"high":[147],"process":[148],"technology":[149],"independence,":[150],"fixed":[151,154],"damping":[152],"factor,":[153],"bandwidth":[155],"range":[159],"offset":[163],"cancellation.":[164],"results":[166,206],"show":[167,207],"that":[168],"total":[170],"time":[172,242],"between":[173],"(Delay":[182],"Loop)":[184],"one":[186],"cycle":[188],"all":[190],"cells":[194],"false":[199],"or":[201],"harmonic":[202,246],"locking.":[203,247],"simulation":[205],"jitter":[210],"less":[212],"than":[213],"1pS":[214],"for":[215],"have":[220],"very":[221],"low":[222],"sensitivity":[224],"errors.":[225],"has":[237],"exponentially":[238],"reduced":[239],"well":[244],"avoids":[245]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-08-04T08:18:43.703281","created_date":"2025-10-10T00:00:00"}