{"id":"https://openalex.org/W1981194455","doi":"https://doi.org/10.1109/mwscas.2012.6291956","title":"A 30–40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology","display_name":"A 30–40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1981194455","doi":"https://doi.org/10.1109/mwscas.2012.6291956","mag":"1981194455"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2012.6291956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6291956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068195117","display_name":"George Gal","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"George Gal","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsystems Lab, McGill University, Montreal, Quebec, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Lab, McGill University, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012301533","display_name":"Omar Abdel Fattah","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Omar Abdel Fattah","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsystems Lab, McGill University, Montreal, Quebec, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Lab, McGill University, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","Integrated Microsystems Lab, McGill University, Montreal, Quebec, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Lab, McGill University, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"49","issue":null,"first_page":"57","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6997244954109192},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6975785493850708},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6540020704269409},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6378431916236877},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5607643127441406},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5383746027946472},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5225367546081543},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4760065972805023},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.4731234908103943},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4584611654281616},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.42050477862358093},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.415463387966156},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.32760024070739746},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25200384855270386},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21943584084510803}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6997244954109192},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6975785493850708},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6540020704269409},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6378431916236877},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5607643127441406},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5383746027946472},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5225367546081543},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4760065972805023},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.4731234908103943},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4584611654281616},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.42050477862358093},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.415463387966156},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.32760024070739746},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25200384855270386},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21943584084510803},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2012.6291956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2012.6291956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1123162562","https://openalex.org/W1500373038","https://openalex.org/W1590762561","https://openalex.org/W1973070989","https://openalex.org/W1975570043","https://openalex.org/W2054274626","https://openalex.org/W2083972488","https://openalex.org/W2114934515","https://openalex.org/W2124340165","https://openalex.org/W2155870661","https://openalex.org/W2542016836","https://openalex.org/W4244401580","https://openalex.org/W6728840483"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2371350995","https://openalex.org/W2359366503","https://openalex.org/W2353586717","https://openalex.org/W2350523680","https://openalex.org/W2374761771","https://openalex.org/W2379961307","https://openalex.org/W2354027044","https://openalex.org/W2370071821","https://openalex.org/W2376421545"],"abstract_inverted_index":{"A":[0],"design":[1,154],"methodology":[2],"for":[3,52,77,90],"constructing":[4],"a":[5,14,59,66,85,155,173,182],"high-frequency":[6],"(30":[7],"to":[8,153],"40":[9,165],"GHz)":[10],"fractional-N":[11,156],"synthesizer":[12,36,157],"in":[13,132,158],"65":[15],"nm":[16],"TSMC":[17],"CMOS":[18],"process":[19],"is":[20,24,100,109],"presented.":[21],"The":[22,46,146],"method":[23,47],"focused":[25],"on":[26,123],"minimizing":[27],"the":[28,32,35,39,78,91,95,104,112,124,136,143,159],"phase":[29,106,174],"noise":[30,67,107,113,119,175],"at":[31,181],"output":[33,105],"of":[34,71,87,138,142,162,176],"while":[37],"achieving":[38],"desired":[40],"frequency":[41,44,160,170,185],"range":[42,161],"and":[43,64,68,120],"resolution.":[45],"involves":[48],"selecting":[49],"initial":[50,75],"values":[51],"each":[53,57],"PLL":[54,93,126,144],"component,":[55],"simulating":[56],"using":[58],"transistor-level":[60],"simulation,":[61],"i.e.":[62],"Spectre,":[63],"deriving":[65],"linearity":[69,121],"model":[70],"operation.":[72],"Using":[73],"an":[74],"guess":[76],"loop":[79,96],"filter":[80,97],"transfer":[81,98],"function,":[82],"together":[83],"with":[84,167],"set":[86],"Verilog-A":[88],"models":[89],"various":[92],"components,":[94],"function":[99],"adjusted":[101],"so":[102],"that":[103],"behaviour":[108],"minimized.":[110],"If":[111],"performance":[114],"does":[115],"not":[116],"meet":[117],"specifications,":[118],"bounds":[122],"individual":[125],"components":[127],"can":[128],"be":[129],"derived.":[130],"These,":[131],"turn,":[133],"will":[134],"force":[135],"re-design":[137],"all":[139],"or":[140],"some":[141],"components.":[145],"approach":[147],"described":[148],"here":[149],"has":[150],"been":[151],"used":[152],"30":[163],"-":[164],"GHz":[166],"5":[168],"MHz":[169],"steps":[171],"having":[172],"less":[177],"than":[178],"-90":[179],"dBc/Hz":[180],"1000":[183],"kHz":[184],"offset.":[186]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}