{"id":"https://openalex.org/W2014167751","doi":"https://doi.org/10.1109/mtdt.2005.4655409","title":"Zero capacitor embedded memory technology for system on chip","display_name":"Zero capacitor embedded memory technology for system on chip","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2014167751","doi":"https://doi.org/10.1109/mtdt.2005.4655409","mag":"2014167751"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2005.4655409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2005.4655409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019338444","display_name":"S. Okhonin","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Okhonin","raw_affiliation_strings":["Innovative Silicon, Inc., Switzerland","Innovative Silicon Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Innovative Silicon, Inc., Switzerland","institution_ids":[]},{"raw_affiliation_string":"Innovative Silicon Inc., Santa Clara, CA","institution_ids":["https://openalex.org/I93085520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113576343","display_name":"P. Fazan","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Fazan","raw_affiliation_strings":["Innovative Silicon, Inc., Switzerland","Innovative Silicon Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Innovative Silicon, Inc., Switzerland","institution_ids":[]},{"raw_affiliation_string":"Innovative Silicon Inc., Santa Clara, CA","institution_ids":["https://openalex.org/I93085520"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113479643","display_name":"M. Jones","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.-E. Jones","raw_affiliation_strings":["Innovative Silicon, Inc., Switzerland","Innovative Silicon Inc., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Innovative Silicon, Inc., Switzerland","institution_ids":[]},{"raw_affiliation_string":"Innovative Silicon Inc., Santa Clara, CA","institution_ids":["https://openalex.org/I93085520"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019338444"],"corresponding_institution_ids":["https://openalex.org/I93085520"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.12292593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"xxi","last_page":"xxv"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7753028869628906},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6839932203292847},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.673084020614624},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6231128573417664},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6142261028289795},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6031201481819153},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5469985604286194},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5195008516311646},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5131295323371887},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5121777057647705},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4766465127468109},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.46648576855659485},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4560603201389313},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.41762399673461914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4175660014152527},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4031231999397278},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2626681923866272},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2547283172607422},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.252889484167099},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22771629691123962},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.22400343418121338},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22278499603271484},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.1913902461528778},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.137774258852005},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08866903185844421}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7753028869628906},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6839932203292847},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.673084020614624},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6231128573417664},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6142261028289795},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6031201481819153},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5469985604286194},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5195008516311646},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5131295323371887},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5121777057647705},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4766465127468109},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.46648576855659485},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4560603201389313},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.41762399673461914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4175660014152527},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4031231999397278},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2626681923866272},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2547283172607422},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.252889484167099},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22771629691123962},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.22400343418121338},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22278499603271484},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.1913902461528778},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.137774258852005},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08866903185844421},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2005.4655409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2005.4655409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2124704744","https://openalex.org/W2169900207"],"related_works":["https://openalex.org/W2158648325","https://openalex.org/W1486261190","https://openalex.org/W2540793977","https://openalex.org/W2140444369","https://openalex.org/W2066774071","https://openalex.org/W1596873655","https://openalex.org/W2938268823","https://openalex.org/W2142771920","https://openalex.org/W1496521326","https://openalex.org/W2014167751"],"abstract_inverted_index":{"By":[0],"harnessing":[1],"the":[2,12,49,73,83,92,108,120],"floating":[3],"body":[4],"(FB)":[5],"effect":[6],"of":[7,34,51],"silicon":[8],"on":[9],"insulator":[10],"devices,":[11],"authors":[13],"introduced":[14],"a":[15],"true":[16],"capacitor-less,":[17],"single":[18],"transistor":[19],"DRAM":[20,43],"-":[21,30],"named":[22],"Z-RAM":[23,74,100],"<sup":[24],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[25],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">trade</sup>":[26],"(zero":[27],"capacitance":[28],"DRAM)":[29],"which":[31],"is":[32,71,96],"capable":[33],"doubling":[35],"memory":[36],"density":[37,50],"when":[38],"compared":[39],"to":[40,105],"existing":[41],"embedded":[42,53],"technology":[44,101],"(and":[45],"achieving":[46],"five":[47],"times":[48],"current":[52],"SRAM),":[54],"yet":[55],"requires":[56],"no":[57,60,65,69],"exotic":[58],"materials,":[59],"extra":[61],"mask":[62],"steps":[63],"and":[64,112],"new":[66],"physics.":[67],"As":[68],"capacitor":[70],"required,":[72],"cell":[75],"can":[76],"readily":[77],"be":[78,126],"scaled":[79],"as":[80,82],"far":[81],"transistor.":[84],"The":[85],"technology's":[86],"bit-cell":[87],"scalability":[88],"was":[89],"demonstrated":[90],"at":[91,106,128],"45nm":[93],"node.":[94],"It":[95],"easily":[97],"envisaged":[98],"that":[99,123,129],"will":[102],"scale":[103],"well":[104,125],"least":[107],"22nm":[109],"process":[110],"node":[111],"ISi":[113],"has":[114],"already":[115],"measured":[116],"suitable":[117],"characteristics":[118],"in":[119],"FinFET":[121],"transistors":[122],"may":[124],"used":[127],"time":[130]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}