{"id":"https://openalex.org/W2115013189","doi":"https://doi.org/10.1109/mtdt.2003.1222364","title":"Applying defect-based test to embedded memories in a COT model","display_name":"Applying defect-based test to embedded memories in a COT model","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2115013189","doi":"https://doi.org/10.1109/mtdt.2003.1222364","mag":"2115013189"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2003.1222364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110751786","display_name":"Robert Aitken","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. Aitken","raw_affiliation_strings":["Artisan Components, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Artisan Components, Sunnyvale, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110751786"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7899,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72334595,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"72","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5954137444496155},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.5734269618988037},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5110541582107544},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.45152559876441956},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4348083734512329},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42483535408973694},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.421496719121933},{"id":"https://openalex.org/keywords/test-strategy","display_name":"Test strategy","score":0.4111833870410919},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2741987407207489},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.11110830307006836},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09990134835243225}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5954137444496155},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.5734269618988037},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5110541582107544},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.45152559876441956},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4348083734512329},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42483535408973694},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.421496719121933},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.4111833870410919},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2741987407207489},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.11110830307006836},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09990134835243225},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2003.1222364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W181803345","https://openalex.org/W289624287","https://openalex.org/W2106246015","https://openalex.org/W2106935654","https://openalex.org/W2112727903","https://openalex.org/W2121930602","https://openalex.org/W2128241980","https://openalex.org/W2137529661","https://openalex.org/W2149902802","https://openalex.org/W2170576324"],"related_works":["https://openalex.org/W2082374775","https://openalex.org/W1549680942","https://openalex.org/W2538904067","https://openalex.org/W1927497520","https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W2041955361","https://openalex.org/W4230966676","https://openalex.org/W2111803469"],"abstract_inverted_index":{"Defect-based":[0],"testing":[1,24],"for":[2,13,25,46],"digital":[3],"logic":[4],"concentrates":[5,27],"primarily":[6],"on":[7,28,54],"methods":[8],"of":[9,31,34,40,51,61,88],"test":[10,45,83,127,139],"application,":[11],"including":[12,114],"example":[14],"at-speed":[15],"structural":[16],"tests":[17,122],"and":[18,37,85,121],"IDDQ":[19],"testing.":[20],"In":[21],"contrast,":[22],"defect-based":[23],"memory":[26],"defect":[29],"analysis":[30],"key":[32],"parts":[33],"the":[35,38,97],"layout":[36],"development":[39],"application-independent":[41],"patterns":[42],"that":[43,80],"will":[44],"likely":[47],"failures.":[48],"Testing":[49],"hundreds":[50],"embedded":[52],"memories":[53],"today's":[55,89],"SoC":[56],"designs":[57],"requires":[58],"a":[59,94,103,108,119,125,138],"combination":[60],"these":[62],"approaches":[63],"in":[64,75],"order":[65],"to":[66],"assure":[67],"high":[68],"quality.":[69],"Historically,":[70],"DBT":[71],"has":[72],"been":[73],"enabled":[74],"large":[76],"vertically":[77],"structured":[78],"companies":[79],"included":[81],"design,":[82],"development,":[84],"manufacturing.":[86],"Many":[87],"SoCs":[90],"are":[91],"built":[92],"with":[93,110],"different":[95],"approach,":[96],"\"customer-owned":[98],"tooling\"":[99],"(COT)":[100],"model,":[101],"where":[102],"fables":[104],"design":[105],"customer":[106],"builds":[107],"chip":[109],"third":[111],"party":[112],"IP,":[113],"memories,":[115],"manufactures":[116],"it":[117,123],"through":[118],"foundry,":[120],"at":[124],"separate":[126],"house.":[128],"This":[129],"complex":[130],"supply":[131],"chain":[132],"cannot":[133],"be":[134],"ignored":[135],"when":[136],"developing":[137],"solution.":[140]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}