{"id":"https://openalex.org/W2123220675","doi":"https://doi.org/10.1109/mtdt.2003.1222361","title":"A testability-driven optimizer and wrapper generator for embedded memories","display_name":"A testability-driven optimizer and wrapper generator for embedded memories","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2123220675","doi":"https://doi.org/10.1109/mtdt.2003.1222361","mag":"2123220675"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2003.1222361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051484648","display_name":"Rei-Fu Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Rei-Fu Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033941114","display_name":"Li-Ming Denq","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Li-Ming Denq","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100741020","display_name":"Jin-Fu Li","orcid":"https://orcid.org/0000-0003-1961-9674"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fu Li","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051484648"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.7899,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72582539,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.802986741065979},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6214879751205444},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6088661551475525},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5557074546813965},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5321114659309387},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5233665704727173},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5139017105102539},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.49324721097946167},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.49250325560569763},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.47859737277030945},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4617152214050293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4431438148021698},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4399252235889435},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.42957520484924316},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.39389219880104065},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.375093549489975},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3438839912414551},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11823374032974243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08035621047019958},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.058910369873046875}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.802986741065979},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6214879751205444},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6088661551475525},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5557074546813965},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5321114659309387},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5233665704727173},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5139017105102539},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.49324721097946167},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.49250325560569763},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.47859737277030945},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4617152214050293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4431438148021698},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4399252235889435},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.42957520484924316},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.39389219880104065},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.375093549489975},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3438839912414551},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11823374032974243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08035621047019958},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.058910369873046875}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2003.1222361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1900681996","https://openalex.org/W2117531486","https://openalex.org/W2139641851","https://openalex.org/W2153397284","https://openalex.org/W2169270029","https://openalex.org/W4256002266","https://openalex.org/W6677486673"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2019238062","https://openalex.org/W773491645","https://openalex.org/W2162208141","https://openalex.org/W1993089791","https://openalex.org/W1979982061","https://openalex.org/W2044064773","https://openalex.org/W2138825797","https://openalex.org/W4287306385","https://openalex.org/W3093911585"],"abstract_inverted_index":{"Memory":[0,71],"cores":[1,88,135],"(especially":[2],"SRAM":[3],"cores)":[4],"used":[5],"on":[6],"a":[7,13,43,57,118,127,158],"system":[8],"chip":[9],"usually":[10],"come":[11],"from":[12],"memory":[14,17,23,36,45,59,87,110,114,121,125,134,163],"compiler.":[15,60],"Commercial":[16],"compilers":[18],"have":[19],"their":[20],"limitation-a":[21],"large":[22,91],"may":[24],"need":[25],"to":[26,106],"be":[27,137],"implemented":[28],"with":[29],"multiple":[30],"small":[31,86,133],"memories,":[32],"if":[33],"generated":[34,164],"by":[35,55,94,165,169],"compilers.":[37],"In":[38],"this":[39],"paper":[40],"we":[41],"introduce":[42],"testability-driven":[44,120],"optimizer":[46],"and":[47,73,97,112,146],"wrapper":[48],"generator":[49],"that":[50],"generates":[51],"BISTed":[52],"embedded":[53,82],"memories":[54],"using":[56],"commercial":[58,109],"We":[61],"describe":[62],"one":[63,92],"of":[64,157],"its":[65],"key":[66],"components":[67],"called":[68],"MORE":[69,102,166],"(for":[70],"Optimization":[72],"REconfiguration).":[74],"The":[75,123],"approach":[76],"is":[77,167],"cost":[78],"effective":[79],"for":[80],"designing":[81],"memories.":[83],"By":[84],"configuring":[85],"into":[89,117],"the":[90,95,99,104,108,132,144,154],"specified":[93],"user":[96,105],"providing":[98],"BIST":[100,115],"circuits,":[101],"allows":[103],"combine":[107],"compiler":[111,116],"our":[113],"cost-effective":[119],"generator.":[122],"resulting":[124],"has":[126],"shorter":[128],"test":[129,155],"time,":[130],"since":[131],"can":[136],"tested":[138],"in":[139],"parallel,":[140],"so":[141],"far":[142],"as":[143],"power":[145],"geometry":[147],"constraints":[148],"are":[149],"considered.":[150],"As":[151],"an":[152],"example,":[153],"time":[156],"typical":[159],"256":[160],"K/spl":[161],"times/32":[162],"reduced":[168],"about":[170],"75%.":[171]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}