{"id":"https://openalex.org/W2142337998","doi":"https://doi.org/10.1109/mtdt.2003.1222357","title":"Systematic memory test generation for DRAM defects causing two floating nodes","display_name":"Systematic memory test generation for DRAM defects causing two floating nodes","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2142337998","doi":"https://doi.org/10.1109/mtdt.2003.1222357","mag":"2142337998"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2003.1222357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021955713","display_name":"Zaid Al-Ars","orcid":"https://orcid.org/0000-0001-7670-8572"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Z. Al-Ars","raw_affiliation_strings":["Section of Computer Engineering, Faculty of Information Technology and Systems, Delft University of Technnology, Delft, Zuid-Holland, Netherlands","Fac. of Inf. Tech. & Syst., Delft Univ. of Technol., Netherlands"],"affiliations":[{"raw_affiliation_string":"Section of Computer Engineering, Faculty of Information Technology and Systems, Delft University of Technnology, Delft, Zuid-Holland, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Fac. of Inf. Tech. & Syst., Delft Univ. of Technol., Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109858422","display_name":"A.J. van de Goor","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ad.J. van de Goor","raw_affiliation_strings":["Section of Computer Engineering, Faculty of Information Technology and Systems, Delft University of Technnology, Delft, Zuid-Holland, Netherlands","Fac. of Inf. Tech. & Syst., Delft Univ. of Technol., Netherlands"],"affiliations":[{"raw_affiliation_string":"Section of Computer Engineering, Faculty of Information Technology and Systems, Delft University of Technnology, Delft, Zuid-Holland, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Fac. of Inf. Tech. & Syst., Delft Univ. of Technol., Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021955713"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17395553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9508431553840637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7048488855361938},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4677847623825073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4500267803668976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44354015588760376},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4133772552013397},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3365527093410492},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23482468724250793},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.11910703778266907}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9508431553840637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7048488855361938},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4677847623825073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4500267803668976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44354015588760376},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4133772552013397},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3365527093410492},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23482468724250793},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.11910703778266907},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mtdt.2003.1222357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.6.518","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.6.518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/829_238_01222357.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1887763765","https://openalex.org/W2039947128","https://openalex.org/W2122473626","https://openalex.org/W2158615273"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W1992487929","https://openalex.org/W2083934844","https://openalex.org/W4386903460"],"abstract_inverted_index":{"The":[0,49],"high":[1],"complexity":[2],"of":[3,16,55],"the":[4,14,36,47,53,66],"faulty":[5,37],"behavior":[6,38],"observed":[7],"in":[8,20],"DRAMs":[9],"is":[10],"caused":[11],"primarily":[12],"by":[13],"presence":[15],"internal":[17],"floating":[18,44],"nodes":[19,45],"defective":[21],"DRAMs.":[22],"This":[23],"paper":[24,50],"describes":[25],"a":[26,56,72],"new":[27],"analysis":[28],"method":[29],"to":[30,64,74],"apply":[31],"electrical":[32],"simulation":[33,57],"for":[34],"investigating":[35],"resulting":[39],"from":[40],"defects":[41],"causing":[42],"two":[43],"within":[46],"memory.":[48],"also":[51],"presents":[52],"results":[54],"study":[58],"performed":[59],"on":[60],"bit":[61,77],"line":[62,78],"opens":[63],"validate":[65],"newly":[67],"proposed":[68],"method,":[69],"and":[70],"suggests":[71],"test":[73],"detect":[75],"these":[76],"opens.":[79]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}