{"id":"https://openalex.org/W2114771440","doi":"https://doi.org/10.1109/mtdt.2003.1222355","title":"A multilevel DRAM with hierarchical bitlines and serial sensing","display_name":"A multilevel DRAM with hierarchical bitlines and serial sensing","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W2114771440","doi":"https://doi.org/10.1109/mtdt.2003.1222355","mag":"2114771440"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2003.1222355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013568704","display_name":"B.F. Cockburn","orcid":"https://orcid.org/0000-0002-4340-8394"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"B.F. Cockburn","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, AB, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108362670","display_name":"J.H. Tapia","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J.H. Tapia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, AB, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066973305","display_name":"D.G. Elliott","orcid":"https://orcid.org/0000-0003-0438-1800"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D.G. Elliott","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, AB, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013568704"],"corresponding_institution_ids":["https://openalex.org/I154425047"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.16088391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":null,"first_page":"14","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8695449829101562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7657533288002014},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.592373251914978},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5339516401290894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44421109557151794},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4268203377723694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35695305466651917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1423339545726776}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8695449829101562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7657533288002014},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.592373251914978},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5339516401290894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44421109557151794},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4268203377723694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35695305466651917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1423339545726776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2003.1222355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1730322892","https://openalex.org/W1869040355","https://openalex.org/W2043294591","https://openalex.org/W2140036368","https://openalex.org/W2154176871","https://openalex.org/W2167182882","https://openalex.org/W2562399749","https://openalex.org/W6639359977"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2161286015","https://openalex.org/W2269474412","https://openalex.org/W4211178602","https://openalex.org/W2433923775"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,82,88],"multilevel":[3,38,54],"DRAM":[4],"(MLDRAM)":[5],"with":[6],"serial":[7],"sensing":[8,49,100,111],"that":[9,16],"has":[10],"lower":[11],"area":[12,67],"overhead":[13,68],"than":[14],"designs":[15],"use":[17],"single-step,":[18],"flash":[19],"conversion":[20],"sensing.":[21],"The":[22,47],"new":[23],"design":[24],"exploits":[25],"hierarchical,":[26],"multidivided":[27],"bitlines":[28],"to":[29,52,59],"offset":[30],"the":[31,44,66,70,74,85,91,103],"reduction":[32],"in":[33,98,109],"noise":[34],"margins":[35],"caused":[36],"by":[37],"signaling":[39],"and":[40,63],"thereby":[41],"better":[42],"preserve":[43],"signal-to-noise":[45],"ratio.":[46],"multiple":[48],"operations":[50],"required":[51],"recover":[53],"data":[55],"are":[56,106],"performed":[57],"serially":[58],"re-use":[60],"sense":[61],"amplifiers":[62],"hence":[64],"minimize":[65],"of":[69,76,84,90,94],"peripheral":[71],"circuitry":[72],"at":[73],"cost":[75],"increased":[77],"total":[78],"read":[79,97],"time.":[80],"In":[81],"variation":[83],"proposed":[86],"design,":[87],"subset":[89],"addressed":[92],"row":[93],"cells":[95,105],"is":[96],"one":[99],"step":[101],"while":[102],"remaining":[104],"recovered":[107],"later":[108],"further":[110],"steps.":[112]},"counts_by_year":[{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}