{"id":"https://openalex.org/W2131272893","doi":"https://doi.org/10.1109/mtdt.2003.1222354","title":"Application specific DRAMs Today","display_name":"Application specific DRAMs Today","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2131272893","doi":"https://doi.org/10.1109/mtdt.2003.1222354","mag":"2131272893"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2003.1222354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110979973","display_name":"B. Prince","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"B. Prince","raw_affiliation_strings":["Memory Strategies International, USA"],"affiliations":[{"raw_affiliation_string":"Memory Strategies International, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110979973"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3165,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80281874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9799000024795532,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8690285682678223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6660043597221375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5318607687950134},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4966195225715637},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.48259055614471436},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.48077696561813354},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.48055723309516907},{"id":"https://openalex.org/keywords/battery","display_name":"Battery (electricity)","score":0.4438101649284363},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4300456643104553},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.40206581354141235},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.21821251511573792},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19699692726135254},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16172543168067932},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10251286625862122}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8690285682678223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6660043597221375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5318607687950134},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4966195225715637},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.48259055614471436},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.48077696561813354},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.48055723309516907},{"id":"https://openalex.org/C555008776","wikidata":"https://www.wikidata.org/wiki/Q267298","display_name":"Battery (electricity)","level":3,"score":0.4438101649284363},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4300456643104553},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.40206581354141235},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.21821251511573792},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19699692726135254},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16172543168067932},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10251286625862122},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2003.1222354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2003.1222354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W4386903460","https://openalex.org/W1992487929","https://openalex.org/W2083934844"],"abstract_inverted_index":{"DRAMs":[0,18,32,53,66,81,90],"have":[1],"historically":[2],"been":[3],"high":[4,12,36,72,96],"volume,":[5],"standard,":[6],"commodity":[7],"memories.":[8],"Today":[9],"with":[10,35,48,54,67,91],"many":[11],"volume":[13],"applications":[14],"having":[15],"differing":[16],"requirements,":[17],"are":[19],"becoming":[20],"more":[21],"application":[22,30],"specific.":[23],"This":[24],"talk":[25],"discusses":[26],"a":[27],"variety":[28],"of":[29],"specific":[31],"including":[33],"those":[34,47],"speed":[37,49,73],"interfaces":[38,75],"such":[39,70,84],"as":[40,71,85],"the":[41],"DDR":[42],"and":[43,46,76,99,103,106],"DDRII":[44],"SDRAM":[45],"enhancing":[50],"internal":[51,57,78],"architectures;":[52],"low":[55,107],"power":[56,109],"design":[58],"techniques":[59],"for":[60,82,94],"use":[61],"in":[62],"battery":[63,100],"operated":[64,101],"systems;":[65],"graphics":[68,79],"enhancements":[69],"point-to-point":[74],"various":[77],"functions;":[80],"networking":[83,98],"ternary":[86],"CAMs,":[87],"SRAM":[88],"look-alike":[89],"pseudo-static":[92],"operation":[93],"both":[95],"performance":[97],"asynchronous":[102],"synchronous":[104],"applications;":[105],"voltage":[108],"supply":[110],"DRAMs.":[111]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}