{"id":"https://openalex.org/W2126397225","doi":"https://doi.org/10.1109/mtdt.2002.1029775","title":"A novel memory array based on an annular single-poly EPROM cell for use in standard CMOS technology","display_name":"A novel memory array based on an annular single-poly EPROM cell for use in standard CMOS technology","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2126397225","doi":"https://doi.org/10.1109/mtdt.2002.1029775","mag":"2126397225"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2002.1029775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020877380","display_name":"Cyrille Dray","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"C. Dray","raw_affiliation_strings":["Central R&D, STMicroelectronics, Crolles, France"],"affiliations":[{"raw_affiliation_string":"Central R&D, STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002076183","display_name":"Philippe Gendrier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Gendrier","raw_affiliation_strings":["Central R&D, STMicroelectronics, Crolles, France"],"affiliations":[{"raw_affiliation_string":"Central R&D, STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020877380"],"corresponding_institution_ids":["https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.19024057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"143","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8024888634681702},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.759304404258728},{"id":"https://openalex.org/keywords/eprom","display_name":"EPROM","score":0.7559520602226257},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.661255419254303},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.592569887638092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5569015741348267},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4753572642803192},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.45788609981536865},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.44635331630706787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4369889795780182},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3671495318412781},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3358141779899597},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32349488139152527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2913700342178345},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12506985664367676},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10643678903579712},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08114928007125854}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8024888634681702},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.759304404258728},{"id":"https://openalex.org/C163980746","wikidata":"https://www.wikidata.org/wiki/Q378210","display_name":"EPROM","level":2,"score":0.7559520602226257},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.661255419254303},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.592569887638092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5569015741348267},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4753572642803192},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.45788609981536865},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.44635331630706787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4369889795780182},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3671495318412781},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3358141779899597},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32349488139152527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2913700342178345},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12506985664367676},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10643678903579712},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08114928007125854},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2002.1029775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1515671919","https://openalex.org/W1938237440","https://openalex.org/W2113148352","https://openalex.org/W2139319813","https://openalex.org/W2153712028","https://openalex.org/W6640559186"],"related_works":["https://openalex.org/W2081094944","https://openalex.org/W2083975737","https://openalex.org/W2908235304","https://openalex.org/W2053931924","https://openalex.org/W2136490226","https://openalex.org/W2028906339","https://openalex.org/W1969888373","https://openalex.org/W1853632475","https://openalex.org/W2142133575","https://openalex.org/W2183734608"],"abstract_inverted_index":{"Within":[0],"the":[1,46],"scope":[2],"of":[3],"non-volatile":[4],"memories,":[5],"CMOS":[6],"compatibility":[7],"and":[8],"portability":[9],"are":[10],"serious":[11],"issues.":[12],"We":[13],"describe":[14],"here":[15],"an":[16],"edgeless":[17],"single-poly":[18],"floating":[19],"gate":[20],"p-channel":[21],"memory":[22,31],"cell,":[23],"which":[24],"can":[25],"be":[26],"embedded":[27],"into":[28],"a":[29,41,53],"novel":[30],"array":[32],"architecture.":[33],"It":[34,48],"features":[35],"high":[36],"electrical":[37],"performance":[38],"together":[39],"with":[40,43],"robustness":[42],"respect":[44],"to":[45],"process.":[47],"has":[49],"been":[50],"processed":[51],"in":[52],"0.18":[54],"/spl":[55],"mu/m":[56],"HCMOS":[57],"technology":[58],"from":[59],"STMicroelectronics,":[60],"Crolles.":[61]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}