{"id":"https://openalex.org/W2109381660","doi":"https://doi.org/10.1109/mtdt.2002.1029774","title":"An automated design methodology for EEPROM cell (ADE)","display_name":"An automated design methodology for EEPROM cell (ADE)","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2109381660","doi":"https://doi.org/10.1109/mtdt.2002.1029774","mag":"2109381660"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2002.1029774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111841559","display_name":"J.M. Portal","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.M. Portal","raw_affiliation_strings":["ICF/L2MP-UMR CNRS 6137, IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ICF/L2MP-UMR CNRS 6137, IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210116669"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051712738","display_name":"L. Forli","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Forli","raw_affiliation_strings":["ICF/L2MP-UMR CNRS 6137, IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","STMicroelectronics, Rousset, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ICF/L2MP-UMR CNRS 6137, IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210116669"]},{"raw_affiliation_string":"STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076568215","display_name":"H. Aziza","orcid":"https://orcid.org/0000-0002-8278-7462"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"H. Aziza","raw_affiliation_strings":["ICF/L2MP-UMR CNRS 6137, IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","STMicroelectronics, Rousset, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ICF/L2MP-UMR CNRS 6137, IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210116669"]},{"raw_affiliation_string":"STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083402140","display_name":"D. Nee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Nee","raw_affiliation_strings":["STMicroelectronics, Rousset, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/eeprom","display_name":"EEPROM","score":0.8436287045478821},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7286679744720459},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6789748072624207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5471864342689514},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.47790226340293884},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.47351789474487305},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47021201252937317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3731458783149719},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35792428255081177},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24610507488250732},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24073189496994019}],"concepts":[{"id":"https://openalex.org/C27699510","wikidata":"https://www.wikidata.org/wiki/Q205908","display_name":"EEPROM","level":2,"score":0.8436287045478821},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7286679744720459},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6789748072624207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5471864342689514},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.47790226340293884},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.47351789474487305},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47021201252937317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3731458783149719},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35792428255081177},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24610507488250732},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24073189496994019},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2002.1029774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1518071943","https://openalex.org/W1980584607","https://openalex.org/W1993499538","https://openalex.org/W2111865441","https://openalex.org/W2484221342","https://openalex.org/W2797689176"],"related_works":["https://openalex.org/W2144428559","https://openalex.org/W4383094693","https://openalex.org/W2054390317","https://openalex.org/W3140922657","https://openalex.org/W2140342184","https://openalex.org/W1910573384","https://openalex.org/W2184458039","https://openalex.org/W2097684833","https://openalex.org/W2036527892","https://openalex.org/W2390932340"],"abstract_inverted_index":{"The":[0,44,60],"objective":[1],"of":[2,68,87,96,101,123,140],"this":[3,138],"paper":[4],"is":[5,46,112,135,145],"to":[6,34],"present":[7],"an":[8],"Automated":[9],"Design":[10],"methodology":[11],"for":[12,25,73],"EEPROM":[13,20],"cell":[14,21,144],"(ADE).":[15],"This":[16],"method":[17,45],"focuses":[18],"on":[19,48],"geometry":[22],"automatic":[23],"generation":[24],"a":[26,49,54,69,118,121,130],"targeted":[27,131],"program":[28,37,78,103],"window":[29,134],"including":[30],"constraints":[31],"like":[32],"robustness":[33],"process":[35,111],"variation,":[36],"high":[38,79,104,127,149],"voltage":[39,150],"and":[40,77,91,100,126,151],"electric":[41,93,152],"field":[42,94,153],"minimization.":[43],"based":[47],"mathematical":[50],"model":[51],"generated":[52],"with":[53],"\"Design":[55],"Of":[56],"Simulation\"":[57],"(DOS)":[58],"technique.":[59],"DOS":[61],"technique":[62],"takes":[63],"as":[64,83],"input,":[65],"simulations":[66],"results":[67],"floating":[70],"gale":[71],"transistor":[72],"different":[74],"given":[75],"geometries":[76],"voltages.":[80],"It":[81],"produces,":[82],"output,":[84],"polynomial":[85],"equations":[86],"the":[88,97,102,109,142],"threshold":[89,132],"voltages":[90,133],"maximal":[92],"injunction":[95],"geometric":[98],"parameters":[99],"voltage.":[105],"Using":[106],"those":[107],"equations,":[108],"design":[110],"realized":[113],"in":[114],"two":[115],"steps.":[116],"In":[117],"first":[119],"step,":[120],"set":[122,139],"cells":[124],"(geometry":[125],"voltage)":[128],"meeting":[129],"generated.":[136],"From":[137],"cells,":[141],"optimal":[143],"selected":[146],"under":[147],"robustness,":[148],"minimization":[154],"criteria.":[155]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}