{"id":"https://openalex.org/W2118049790","doi":"https://doi.org/10.1109/mtdt.2002.1029772","title":"Fault modeling and pattern-sensitivity testing for a multilevel DRAM","display_name":"Fault modeling and pattern-sensitivity testing for a multilevel DRAM","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2118049790","doi":"https://doi.org/10.1109/mtdt.2002.1029772","mag":"2118049790"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2002.1029772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065991083","display_name":"M. Redeker","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Redeker","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","University of Hanover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"University of Hanover, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013568704","display_name":"B.F. Cockburn","orcid":"https://orcid.org/0000-0002-4340-8394"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"B.F. Cockburn","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066973305","display_name":"D.G. Elliott","orcid":"https://orcid.org/0000-0003-0438-1800"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D.G. Elliott","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060704869","display_name":"Yunan Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yunan Xiang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064787919","display_name":"S.A. Ung","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.A. Ung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154425047"],"apc_list":null,"apc_paid":null,"fwci":0.2325,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.46370236,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"117","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8470494747161865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6422815322875977},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5776454210281372},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5704755187034607},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.5315857529640198},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5282261371612549},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.4962359070777893},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4745550751686096},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4544941484928131},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43392080068588257},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.42406538128852844},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.4186767339706421},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3108298182487488},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2721993029117584},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21437707543373108},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1786661446094513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1682525873184204},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08897024393081665}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8470494747161865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6422815322875977},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5776454210281372},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5704755187034607},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.5315857529640198},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5282261371612549},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.4962359070777893},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4745550751686096},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4544941484928131},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43392080068588257},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.42406538128852844},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.4186767339706421},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3108298182487488},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2721993029117584},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21437707543373108},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1786661446094513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1682525873184204},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08897024393081665},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2002.1029772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1730322892","https://openalex.org/W1869040355","https://openalex.org/W2131242715","https://openalex.org/W2154176871","https://openalex.org/W2167182882","https://openalex.org/W2182349832","https://openalex.org/W2562399749","https://openalex.org/W3209484917","https://openalex.org/W6639359977"],"related_works":["https://openalex.org/W2074922484","https://openalex.org/W2130607063","https://openalex.org/W2063061014","https://openalex.org/W2149227206","https://openalex.org/W2001316072","https://openalex.org/W2473808647","https://openalex.org/W3004383742","https://openalex.org/W2105633922","https://openalex.org/W2540867894","https://openalex.org/W3113868537"],"abstract_inverted_index":{"Multilevel":[0],"dynamic":[1],"random-access":[2],"memory":[3,13],"(MLDRAM)":[4],"attempts":[5],"to":[6,41,162],"increase":[7],"the":[8,17,81,88,115,132,147],"storage":[9],"density":[10],"of":[11,149],"semiconductor":[12],"without":[14],"further":[15],"reducing":[16],"lithographic":[18],"dimensions.":[19],"It":[20],"does":[21],"so":[22],"by":[23,79,84,108,122,138],"using":[24],"more":[25,37,160],"than":[26,38],"two":[27],"possible":[28],"signal":[29,58,61],"voltages":[30],"on":[31],"each":[32,45],"cell":[33],"capacitor":[34],"thus":[35],"permitting":[36],"one":[39],"bit":[40],"be":[42,106,120,136],"stored":[43],"in":[44,114,131,146,155],"cell.":[46],"Birk's":[47,74],"MLDRAM":[48,75,156],"scheme":[49],"has":[50],"several":[51],"promising":[52],"properties,":[53],"including":[54],"robust":[55],"locally-generated":[56],"data":[57],"and":[59,63,111],"reference":[60],"generation,":[62],"fast":[64],"flash-conversion":[65],"sensing.":[66],"This":[67],"paper":[68],"describes":[69],"a":[70,168],"fault":[71,133],"model":[72,134],"for":[73,124],"that":[76,96,104,171],"was":[77],"developed":[78,167],"considering":[80],"behaviors":[82,93],"produced":[83],"likely":[85],"defects":[86],"at":[87],"schematic":[89],"level.":[90],"The":[91,151],"resulting":[92],"include":[94],"faults":[95,103,112,130],"are":[97],"detectable":[98],"as":[99],"observable":[100],"logical":[101],"errors,":[102],"can":[105,118,135],"detected":[107,121,137],"current":[109],"measurements,":[110],"that,":[113],"worst":[116],"case,":[117],"only":[119],"testing":[123],"degraded":[125],"noise":[126,153],"margins.":[127],"All":[128],"Boolean":[129],"an":[139],"efficient":[140],"test":[141,170],"whose":[142],"length":[143],"grows":[144],"linearly":[145],"number":[148],"cells.":[150],"narrower":[152],"margins":[154],"will":[157],"make":[158],"it":[159],"vulnerable":[161],"pattern":[163],"sensitivities.":[164],"We":[165],"also":[166],"linear":[169],"evaluates":[172],"worst-case":[173],"sensing":[174],"conditions.":[175]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}