{"id":"https://openalex.org/W2140447403","doi":"https://doi.org/10.1109/mtdt.2002.1029768","title":"Adder merged DRAM architecture","display_name":"Adder merged DRAM architecture","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2140447403","doi":"https://doi.org/10.1109/mtdt.2002.1029768","mag":"2140447403"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2002.1029768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002405139","display_name":"Masanori Hashimoto","orcid":"https://orcid.org/0000-0002-0377-2108"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M. Hashimoto","raw_affiliation_strings":["Cadence Design Systems, Inc., Japan","Cadence Design Syst., Japan"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Japan","institution_ids":[]},{"raw_affiliation_string":"Cadence Design Syst., Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5002405139"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18444521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"97?95","issue":null,"first_page":"88","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.874136209487915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7757441997528076},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7301061153411865},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6164817810058594},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5625724792480469},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.42098939418792725},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4161055386066437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4081917703151703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3644156754016876},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.349700391292572},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07974284887313843},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.07693493366241455}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.874136209487915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7757441997528076},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7301061153411865},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6164817810058594},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5625724792480469},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.42098939418792725},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4161055386066437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4081917703151703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3644156754016876},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.349700391292572},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07974284887313843},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.07693493366241455},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2002.1029768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1587826325","https://openalex.org/W6635154125"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2255048617","https://openalex.org/W2800412005","https://openalex.org/W2092102951","https://openalex.org/W1512604874","https://openalex.org/W2140636994"],"abstract_inverted_index":{"A":[0],"4-level":[1],"sensing":[2],"scheme":[3],"utilizing":[4],"base-4":[5],"operation":[6],"addition":[7],"and":[8],"subtraction":[9],"executable":[10],"DRAM":[11,17,65],"array":[12],"has":[13],"been":[14],"developed.":[15],"Neither":[16],"functions,":[18],"performance,":[19],"nor":[20],"silicon":[21],"area":[22],"will":[23,31],"be":[24,32,52],"sacrificed":[25],"by":[26],"implementing":[27],"the":[28,35,55,58],"circuit.":[29],"Addition/subtraction":[30],"executed":[33],"using":[34],"massively":[36],"parallel":[37],"SIMD,":[38],"resulting":[39],"in":[40,54],"a":[41],"high":[42],"degree":[43],"of":[44,47],"concurrency.":[45],"Performance":[46],"around":[48],"50GOPS":[49],"performance":[50],"can":[51],"achieved":[53],"case":[56],"where":[57],"adder":[59],"is":[60],"implemented":[61],"into":[62],"64":[63],"Mb":[64],"array.":[66]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}