{"id":"https://openalex.org/W2161759140","doi":"https://doi.org/10.1109/mtdt.2002.1029767","title":"Design and test of a 9-port SRAM for a 100 Gb/s STS-1 switch","display_name":"Design and test of a 9-port SRAM for a 100 Gb/s STS-1 switch","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2161759140","doi":"https://doi.org/10.1109/mtdt.2002.1029767","mag":"2161759140"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2002.1029767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068691888","display_name":"Robert Gibbins","orcid":null},"institutions":[{"id":"https://openalex.org/I153908563","display_name":"Nortel (Canada)","ror":"https://ror.org/03rz4pm90","country_code":"CA","type":"company","lineage":["https://openalex.org/I153908563"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"R. Gibbins","raw_affiliation_strings":["Nortel Networks Limited, Ottawa, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nortel Networks Limited, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I153908563"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032896732","display_name":"R.D. Adams","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.D. Adams","raw_affiliation_strings":["IBM Microelectronics, Essex Junction, VT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046767526","display_name":"T.J. Eckenrode","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Eckenrode","raw_affiliation_strings":["IBM Microelectronics, Endicott, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Endicott, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020892804","display_name":"M.R. Ouellette","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Ouellette","raw_affiliation_strings":["IBM Microelectronics, Essex Junction, VT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102072375","display_name":"Yuejian Wu","orcid":"https://orcid.org/0009-0007-8127-6437"},"institutions":[{"id":"https://openalex.org/I153908563","display_name":"Nortel (Canada)","ror":"https://ror.org/03rz4pm90","country_code":"CA","type":"company","lineage":["https://openalex.org/I153908563"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yuejian Wu","raw_affiliation_strings":["Nortel Networks Limited, Ottawa, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nortel Networks Limited, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I153908563"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4955,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68534805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"87"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7520763874053955},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6884884834289551},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6449866890907288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5857487916946411},{"id":"https://openalex.org/keywords/synchronous-optical-networking","display_name":"Synchronous optical networking","score":0.5249324440956116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5163642168045044},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40212589502334595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2828758955001831},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22305545210838318},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14973357319831848}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7520763874053955},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6884884834289551},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6449866890907288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5857487916946411},{"id":"https://openalex.org/C198306430","wikidata":"https://www.wikidata.org/wiki/Q51823","display_name":"Synchronous optical networking","level":2,"score":0.5249324440956116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5163642168045044},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40212589502334595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2828758955001831},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22305545210838318},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14973357319831848}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2002.1029767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1554603723","https://openalex.org/W2040381583","https://openalex.org/W2148185283","https://openalex.org/W2164533451","https://openalex.org/W2171229299","https://openalex.org/W2287996249","https://openalex.org/W6684098549"],"related_works":["https://openalex.org/W2488704204","https://openalex.org/W2319112762","https://openalex.org/W2018018876","https://openalex.org/W2146180687","https://openalex.org/W2293780457","https://openalex.org/W1020315673","https://openalex.org/W2001550030","https://openalex.org/W1573384687","https://openalex.org/W1518665504","https://openalex.org/W1984203002"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,19,66,72,82],"design,":[4],"fault":[5],"modeling,":[6],"and":[7,48,81],"BIST":[8,58],"solution":[9,59],"of":[10,18,24,39,75],"an":[11],"application":[12],"specific":[13],"9-port":[14,20],"SRAM.":[15],"The":[16],"use":[17],"SRAM":[21],"in":[22,28,36,41,45,50],"place":[23],"more":[25],"conventional":[26],"memory":[27,52],"a":[29],"100":[30],"Gb/s":[31],"SONET":[32],"switch":[33],"ASIC":[34],"resulted":[35],"calculated":[37],"reductions":[38],"43%":[40],"die":[42],"size,":[43],"31%":[44],"power":[46],"consumption":[47],"75%":[49],"data":[51],"bit":[53],"count.":[54],"A":[55],"custom":[56],"programmable":[57],"was":[60],"implemented":[61],"that":[62],"takes":[63],"into":[64],"consideration":[65],"memory's":[67],"special":[68],"features":[69],"such":[70],"as":[71],"large":[73,77],"number":[74],"ports,":[76],"read-to-write":[78],"port":[79],"asymmetry":[80],"TDM":[83],"read":[84],"scheme.":[85]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}