{"id":"https://openalex.org/W2156041716","doi":"https://doi.org/10.1109/mtdt.2002.1029764","title":"A silicon-based yield gain evaluation methodology for embedded-SRAMs with different redundancy scenarios","display_name":"A silicon-based yield gain evaluation methodology for embedded-SRAMs with different redundancy scenarios","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2156041716","doi":"https://doi.org/10.1109/mtdt.2002.1029764","mag":"2156041716"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2002.1029764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067123216","display_name":"E. Rondey","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"E. Rondey","raw_affiliation_strings":["Altis Semiconductor, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"Altis Semiconductor, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017596950","display_name":"Y. Tellier","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. Tellier","raw_affiliation_strings":["Infineon Technologies, Sophia-Antipolis, France"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Sophia-Antipolis, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072558062","display_name":"Simone Borri","orcid":"https://orcid.org/0000-0001-8471-2803"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Borri","raw_affiliation_strings":["Infineon Technologies, Sophia-Antipolis, France"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Sophia-Antipolis, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067123216"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5093,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84062348,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"61"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.9103944301605225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5672105550765991},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5610389113426208},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5446800589561462},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5287527441978455},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.506780207157135},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4483102262020111},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.42924782633781433},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.42824649810791016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4164929986000061},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.379913866519928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26563408970832825},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2380838394165039},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15273472666740417},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.12079030275344849},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06581833958625793}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.9103944301605225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5672105550765991},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5610389113426208},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5446800589561462},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5287527441978455},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.506780207157135},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4483102262020111},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.42924782633781433},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.42824649810791016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4164929986000061},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.379913866519928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26563408970832825},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2380838394165039},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15273472666740417},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.12079030275344849},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06581833958625793},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2002.1029764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1489852011","https://openalex.org/W2015938096","https://openalex.org/W2098987953","https://openalex.org/W2101406832","https://openalex.org/W2109824347","https://openalex.org/W2117314013","https://openalex.org/W2129780639","https://openalex.org/W2130347710","https://openalex.org/W2146110695","https://openalex.org/W2168638980"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W2109451123","https://openalex.org/W2992897358","https://openalex.org/W2119025037","https://openalex.org/W2631724279"],"abstract_inverted_index":{"Yield":[0],"improvement":[1],"is":[2,14],"an":[3,49],"essential":[4],"issue":[5],"for":[6,17],"modem":[7],"high-volume":[8],"manufacturing":[9],"CMOS":[10],"processes.":[11],"Process":[12],"yield":[13,56],"particularly":[15],"low":[16],"area-critical":[18],"designs,":[19],"such":[20],"as":[21],"embedded":[22,89],"memories.":[23],"The":[24],"use":[25],"of":[26,81,92],"redundancy":[27,61,75],"structures":[28],"which":[29,77],"replace":[30],"faulty":[31],"memory":[32,90],"locations":[33],"with":[34,59],"good":[35,82],"ones,":[36],"has":[37],"a":[38,93],"direct":[39],"impact":[40],"on":[41,87],"the":[42,55,73,79,88],"final":[43],"chip":[44],"yield.":[45],"This":[46],"paper":[47],"describes":[48],"experimental":[50],"methodology":[51],"employed":[52],"to":[53,71],"evaluate":[54],"gain":[57],"associated":[58],"different":[60],"approaches":[62],"and":[63],"shows":[64],"how":[65],"this":[66],"method":[67],"can":[68],"be":[69],"applied":[70],"determine":[72],"optimal":[74],"configuration":[76],"maximizes":[78],"number":[80],"dies":[83],"per":[84],"wafer,":[85],"depending":[86],"requirements":[91],"specific":[94],"product.":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}