{"id":"https://openalex.org/W4250210460","doi":"https://doi.org/10.1109/mtdt.2002.1029763","title":"Design and implementation of a self-checking scheme for railway trackside systems","display_name":"Design and implementation of a self-checking scheme for railway trackside systems","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4250210460","doi":"https://doi.org/10.1109/mtdt.2002.1029763"},"language":"en","primary_location":{"id":"doi:10.1109/mtdt.2002.1029763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057954820","display_name":"L. Schiano","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Schiano","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066174244","display_name":"C. Metra","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Metra","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032855613","display_name":"D. Marino","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Marino","raw_affiliation_strings":["Alstom Transport S.p.A, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alstom Transport S.p.A, Bologna, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.744638204574585},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7253867387771606},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.684332013130188},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48103123903274536},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.42657235264778137},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33867430686950684},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32771724462509155}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.744638204574585},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7253867387771606},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.684332013130188},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48103123903274536},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.42657235264778137},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33867430686950684},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32771724462509155},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtdt.2002.1029763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtdt.2002.1029763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W127812686","https://openalex.org/W1548951997","https://openalex.org/W1548975601","https://openalex.org/W1838879283","https://openalex.org/W1937706874","https://openalex.org/W2113099907","https://openalex.org/W2127930006","https://openalex.org/W2136783383","https://openalex.org/W2166478963","https://openalex.org/W4247777580","https://openalex.org/W6605095531","https://openalex.org/W6638715081"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"We":[0],"propose":[1],"the":[2,6,70],"self-checking":[3,56],"design":[4],"of":[5,11,42,64,69],"transmission":[7],"and":[8,45,54],"reception":[9],"blocks":[10],"a":[12,61],"trackside":[13],"control":[14],"system":[15],"used":[16],"for":[17,25,74],"railway":[18],"applications.":[19],"Our":[20,48],"scheme":[21,49],"has":[22,31,37],"been":[23,32,38],"conceived":[24],"field-programmable":[26],"gate":[27],"arrays.":[28],"A":[29],"prototype":[30],"implemented,":[33],"whose":[34],"correct":[35],"operation":[36],"verified":[39],"by":[40],"means":[41],"post-layout":[43],"simulations":[44],"experimental":[46],"measurements.":[47],"negligibly":[50],"impacts":[51],"system's":[52],"performance":[53],"features":[55],"ability":[57],"with":[58],"respect":[59],"to":[60],"wide":[62],"set":[63],"possible":[65],"internal":[66],"faults,":[67],"representative":[68],"most":[71],"likely":[72],"faults":[73],"FPGA-implemented":[75],"systems.":[76]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}