{"id":"https://openalex.org/W1967782606","doi":"https://doi.org/10.1109/msst.2014.6855550","title":"Improving min-sum LDPC decoding throughput by exploiting intra-cell bit error characteristic in MLC NAND flash memory","display_name":"Improving min-sum LDPC decoding throughput by exploiting intra-cell bit error characteristic in MLC NAND flash memory","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1967782606","doi":"https://doi.org/10.1109/msst.2014.6855550","mag":"1967782606"},"language":"en","primary_location":{"id":"doi:10.1109/msst.2014.6855550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/msst.2014.6855550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 30th Symposium on Mass Storage Systems and Technologies (MSST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103215955","display_name":"Wenzhe Zhao","orcid":"https://orcid.org/0009-0009-1517-9422"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenzhe Zhao","raw_affiliation_strings":["Xi'an Jiaotong University, Xi'an, Shaanxi, CN","Institute of AI&R, Xi'an Jiaotong University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Xi'an, Shaanxi, CN","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Institute of AI&R, Xi'an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706029","display_name":"Hongbin Sun","orcid":"https://orcid.org/0000-0003-2153-2906"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbin Sun","raw_affiliation_strings":["Xi'an Jiaotong University, Xi'an, Shaanxi, CN","Institute of AI&R, Xi'an Jiaotong University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Xi'an, Shaanxi, CN","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Institute of AI&R, Xi'an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112516705","display_name":"Minjie Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minjie Lv","raw_affiliation_strings":["Xi'an Jiaotong University, Xi'an, Shaanxi, CN","Institute of AI&R, Xi'an Jiaotong University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Xi'an, Shaanxi, CN","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Institute of AI&R, Xi'an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053635255","display_name":"Guiqiang Dong","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guiqiang Dong","raw_affiliation_strings":["Skyera Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Skyera Inc., USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047405956","display_name":"Nanning Zheng","orcid":"https://orcid.org/0000-0003-1608-8257"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nanning Zheng","raw_affiliation_strings":["Xi'an Jiaotong University, Xi'an, Shaanxi, CN","Institute of AI&R, Xi'an Jiaotong University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, Xi'an, Shaanxi, CN","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Institute of AI&R, Xi'an Jiaotong University, Xi'an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100378782","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0002-3481-6062"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, US","[ECSE Dept., Rensselaer Polytech. Inst., Troy, NY, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, US","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"[ECSE Dept., Rensselaer Polytech. Inst., Troy, NY, USA]","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4835,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.89690164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7887743711471558},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7371712327003479},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7329391837120056},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6262257099151611},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5954234004020691},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.5442947745323181},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.5213176608085632},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5205712914466858},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.4996833801269531},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4465828537940979},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42476731538772583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2551116347312927},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22598746418952942}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7887743711471558},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7371712327003479},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7329391837120056},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6262257099151611},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5954234004020691},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.5442947745323181},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.5213176608085632},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5205712914466858},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.4996833801269531},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4465828537940979},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42476731538772583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2551116347312927},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22598746418952942},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/msst.2014.6855550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/msst.2014.6855550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 30th Symposium on Mass Storage Systems and Technologies (MSST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1553622981","https://openalex.org/W1989717322","https://openalex.org/W2082313539","https://openalex.org/W2108102704","https://openalex.org/W2115165154","https://openalex.org/W2135764410","https://openalex.org/W2155433131","https://openalex.org/W2170723844","https://openalex.org/W2171258019","https://openalex.org/W4285719527","https://openalex.org/W6633130854"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2389051085","https://openalex.org/W1901012776","https://openalex.org/W2463883322","https://openalex.org/W2330343234","https://openalex.org/W4225319325","https://openalex.org/W2148897840","https://openalex.org/W2124455219","https://openalex.org/W2333533828","https://openalex.org/W1972528205"],"abstract_inverted_index":{"Multi-level":[0],"per":[1],"cell":[2],"(MLC)":[3],"technique":[4],"significantly":[5],"improves":[6],"storage":[7],"density,":[8],"but":[9],"also":[10],"poses":[11],"new":[12],"challenge":[13],"to":[14,90,118],"data":[15,66,80,85],"integrity":[16],"in":[17,33,68,106],"NAND":[18,35,70,123],"flash":[19,71,124],"memory.":[20],"Therefore,":[21],"low-density":[22],"parity-check":[23],"(LDPC)":[24],"code":[25],"and":[26,52,65,83],"soft-decision":[27],"memory":[28,49],"sensing":[29],"have":[30],"become":[31],"indispensable":[32],"future":[34],"flash-based":[36],"solid":[37],"state":[38],"drive":[39],"design.":[40],"However,":[41],"these":[42],"more":[43],"powerful":[44],"technologies":[45],"inevitably":[46],"increase":[47],"the":[48,55,93,102,112,121],"read":[50],"latency":[51],"hence":[53],"degrade":[54],"decoding":[56,114],"throughput.":[57],"Motivated":[58],"by":[59,116],"intra-cell":[60,79,84],"unbalanced":[61],"bit":[62],"error":[63],"probability":[64],"dependency":[67,86],"MLC":[69,122],"memory,":[72],"this":[73],"paper":[74],"proposes":[75],"two":[76],"techniques,":[77],"i.e.":[78],"placement":[81],"interleaving":[82],"aware":[87],"min-sum":[88],"decoding,":[89],"effectively":[91],"improve":[92,111],"throughput":[94,115],"of":[95],"LDPC":[96,113],"decoding.":[97],"Experimental":[98],"results":[99],"show":[100],"that,":[101],"proposed":[103],"techniques":[104],"used":[105],"an":[107],"integrated":[108],"way":[109],"can":[110],"up":[117],"85%":[119],"when":[120],"chip":[125],"is":[126],"heavily":[127],"cycled,":[128],"compared":[129],"with":[130],"conventional":[131],"design":[132],"practice.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}