{"id":"https://openalex.org/W2020183306","doi":"https://doi.org/10.1109/msp.2005.1425897","title":"Compiling high-level languages to DSPs: automating the implementation path","display_name":"Compiling high-level languages to DSPs: automating the implementation path","publication_year":2005,"publication_date":"2005-05-01","ids":{"openalex":"https://openalex.org/W2020183306","doi":"https://doi.org/10.1109/msp.2005.1425897","mag":"2020183306"},"language":"en","primary_location":{"id":"doi:10.1109/msp.2005.1425897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/msp.2005.1425897","pdf_url":null,"source":{"id":"https://openalex.org/S120977877","display_name":"IEEE Signal Processing Magazine","issn_l":"1053-5888","issn":["1053-5888","1558-0792"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Signal Processing Magazine","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023070189","display_name":"Randy Allen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114420","display_name":"Catalytic Materials (United States)","ror":"https://ror.org/028gxg804","country_code":"US","type":"company","lineage":["https://openalex.org/I4210114420"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Allen","raw_affiliation_strings":["Catalytic, Inc","[Catalytic, Inc.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Catalytic, Inc","institution_ids":["https://openalex.org/I4210114420"]},{"raw_affiliation_string":"[Catalytic, Inc.]","institution_ids":["https://openalex.org/I4210114420"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5023070189"],"corresponding_institution_ids":["https://openalex.org/I4210114420"],"apc_list":null,"apc_paid":null,"fwci":0.5211,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67514657,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"22","issue":"3","first_page":"47","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8518257141113281},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7640156745910645},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.7073089480400085},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.643879234790802},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5361993312835693},{"id":"https://openalex.org/keywords/statement","display_name":"Statement (logic)","score":0.5314192771911621},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5284464359283447},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4366745948791504},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4268135726451874},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41924017667770386},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40013712644577026},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3528970777988434}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8518257141113281},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7640156745910645},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.7073089480400085},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.643879234790802},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5361993312835693},{"id":"https://openalex.org/C2777026412","wikidata":"https://www.wikidata.org/wiki/Q2684591","display_name":"Statement (logic)","level":2,"score":0.5314192771911621},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5284464359283447},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4366745948791504},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4268135726451874},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41924017667770386},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40013712644577026},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3528970777988434},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/msp.2005.1425897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/msp.2005.1425897","pdf_url":null,"source":{"id":"https://openalex.org/S120977877","display_name":"IEEE Signal Processing Magazine","issn_l":"1053-5888","issn":["1053-5888","1558-0792"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Signal Processing Magazine","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1500117749","https://openalex.org/W1565457163","https://openalex.org/W1595177480","https://openalex.org/W2102582914","https://openalex.org/W2103871060","https://openalex.org/W2112928979","https://openalex.org/W2114067856","https://openalex.org/W2119609467","https://openalex.org/W2122878128","https://openalex.org/W2135736783","https://openalex.org/W2157168412","https://openalex.org/W2162277033","https://openalex.org/W4233996382","https://openalex.org/W4238109388","https://openalex.org/W6634121488","https://openalex.org/W6678124963","https://openalex.org/W6678348282"],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W4239668215","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W2379636925","https://openalex.org/W2390600871","https://openalex.org/W1927072911","https://openalex.org/W2331195828"],"abstract_inverted_index":{"A":[0],"large":[1],"and":[2,64],"growing":[3],"number":[4],"of":[5,24,41,53,71],"digital":[6],"signal":[7],"processor":[8],"(DSP)":[9],"applications":[10],"are":[11],"initially":[12],"prototyped":[13],"in":[14,28],"Matlab,":[15],"a":[16,51],"high-level":[17],"language":[18,31],"that":[19],"provides":[20,65],"concise,":[21],"intuitive":[22],"statement":[23],"mathematical":[25],"computations.":[26],"Work":[27],"this":[29],"elegant":[30],"stops":[32],"at":[33],"the":[34,39,69],"prototyping":[35],"stage":[36],"due":[37],"to":[38,46,62],"absence":[40],"an":[42,57],"effective":[43],"automatic":[44],"path":[45,59],"implementation.":[47],"This":[48],"articles":[49],"overviews":[50],"set":[52],"techniques":[54],"for":[55],"automating":[56],"implementation":[58],"from":[60],"Matlab":[61],"DSPs":[63],"preliminary":[66],"results":[67],"on":[68],"effectiveness":[70],"such":[72],"techniques.":[73]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}