{"id":"https://openalex.org/W2626620868","doi":"https://doi.org/10.1109/mse.2017.7945072","title":"WIP. Open-source standard cell characterization process flow on 45 nm (FreePDK45), 0.18 \u00b5m, 0.25 \u00b5m, 0.35 \u00b5m and 0.5 \u00b5m","display_name":"WIP. Open-source standard cell characterization process flow on 45 nm (FreePDK45), 0.18 \u00b5m, 0.25 \u00b5m, 0.35 \u00b5m and 0.5 \u00b5m","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2626620868","doi":"https://doi.org/10.1109/mse.2017.7945072","mag":"2626620868"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2017.7945072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2017.7945072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Microelectronic Systems Education (MSE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010073040","display_name":"R. B. Thapa","orcid":"https://orcid.org/0000-0003-3625-2587"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rabin Thapa","raw_affiliation_strings":["Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013842248","display_name":"Samira Ataei","orcid":null},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samira Ataei","raw_affiliation_strings":["Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK","institution_ids":["https://openalex.org/I115475287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033770307","display_name":"James E. Stine","orcid":"https://orcid.org/0000-0001-8767-390X"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James E. Stine","raw_affiliation_strings":["Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Oklahoma State University, Stillwater, OK","institution_ids":["https://openalex.org/I115475287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010073040"],"corresponding_institution_ids":["https://openalex.org/I115475287"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.49186649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7276604771614075},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6831947565078735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.624301552772522},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6187505125999451},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5758759379386902},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.5696929693222046},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5510332584381104},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5190389752388},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.5183694958686829},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5064510107040405},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44426265358924866},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4436037242412567},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4408695697784424},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3772979974746704},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3287619650363922},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3186752200126648},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.283917099237442},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.260821670293808},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22714722156524658},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20980241894721985},{"id":"https://openalex.org/keywords/process-engineering","display_name":"Process engineering","score":0.17896345257759094},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.11489814519882202},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10400617122650146},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10124695301055908},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0811687707901001},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07992684841156006}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7276604771614075},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6831947565078735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.624301552772522},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6187505125999451},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5758759379386902},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.5696929693222046},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5510332584381104},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5190389752388},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.5183694958686829},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5064510107040405},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44426265358924866},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4436037242412567},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4408695697784424},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3772979974746704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3287619650363922},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3186752200126648},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.283917099237442},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.260821670293808},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22714722156524658},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20980241894721985},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.17896345257759094},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.11489814519882202},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10400617122650146},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10124695301055908},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0811687707901001},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07992684841156006},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mse.2017.7945072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2017.7945072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Microelectronic Systems Education (MSE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","score":0.44999998807907104,"display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2115098226","https://openalex.org/W2120000030","https://openalex.org/W2157679806","https://openalex.org/W2537959404"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2743305891","https://openalex.org/W2908947570","https://openalex.org/W1488283129","https://openalex.org/W2070693700","https://openalex.org/W2151657833","https://openalex.org/W2156138647","https://openalex.org/W1617216077","https://openalex.org/W1987597317"],"abstract_inverted_index":{"This":[0,93,124],"paper":[1],"describes":[2],"the":[3,7,32,37,66,86,91,102,119,129,133],"design":[4,44,62,80,94,121,155],"flow":[5,45,81,126],"of":[6,17,50,54,90,118,132,150],"standard":[8],"cell":[9,134],"characterization":[10,125],"on":[11,47],"five":[12],"different":[13,140],"technologies":[14],"and":[15,29,34,76,110],"integration":[16],"its":[18],"results":[19],"with":[20,88],"other":[21,61,154],"VLSI":[22,120],"tools":[23,156],"processes":[24],"that":[25,135],"can":[26,112],"be":[27],"duplicated":[28],"implemented":[30],"for":[31,101],"research":[33],"education":[35],"in":[36,65,69,96,153,158],"academia.":[38],"In":[39],"this":[40,97],"proposed":[41],"work,":[42],"one":[43],"is":[46],"non-fabricable":[48],"technology":[49,58,68],"open-source":[51],"false-technology":[52],"FreePDK45":[53],"45":[55],"nm":[56],"CMOS":[57],"[1].":[59],"The":[60,79,146],"flows":[63,95],"are":[64,82,99,149],"fabricable":[67],"0.18":[70],"\u03bcm,":[71,73],"0.25":[72],"0.35":[74],"\u03bcm":[75],"0.5":[77],"\u03bcm.":[78],"automated":[83,100],"to":[84,139,161],"simplify":[85],"students":[87,111],"intricacy":[89],"tools.":[92],"work":[98],"tool,":[103],"Virtuoso":[104],"Liberate":[105],"from":[106],"Cadence":[107],"Design":[108],"Systems":[109],"easily":[113],"adopt":[114],"it":[115],"as":[116,143],"part":[117],"class":[122],"curriculum.":[123],"precisely":[127],"models":[128,148],"electrical":[130],"characteristics":[131],"has":[136],"been":[137],"subjected":[138],"input":[141],"variables":[142],"explained":[144],"below.":[145],"characterized":[147],"high":[151],"demand":[152],"used":[157],"between":[159],"RTL":[160],"GDSII":[162],"process":[163],"flow.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}