{"id":"https://openalex.org/W2146038564","doi":"https://doi.org/10.1109/mse.2011.5937102","title":"VEasy: A tool suite for teaching VLSI functional verification","display_name":"VEasy: A tool suite for teaching VLSI functional verification","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2146038564","doi":"https://doi.org/10.1109/mse.2011.5937102","mag":"2146038564"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2011.5937102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2011.5937102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060594809","display_name":"Samuel Pagliarini","orcid":"https://orcid.org/0000-0002-5294-0606"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Samuel Nascimento Pagliarini","raw_affiliation_strings":["Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica-UFRGS, Porto Alegre, Brazil","Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica - UFRGS Porto Alegre, Brasil#TAB#"],"affiliations":[{"raw_affiliation_string":"Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica-UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica - UFRGS Porto Alegre, Brasil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Lima Kastensmidt","raw_affiliation_strings":["Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica-UFRGS, Porto Alegre, Brazil","Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica - UFRGS Porto Alegre, Brasil#TAB#"],"affiliations":[{"raw_affiliation_string":"Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica-UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Programas de P\u00f3s-Gradua\u00e7\u00e3o em Microeletr\u00f4nica (PGMICRO) e Computa\u00e7\u00e3o (PPGC), Instituto de Inform\u00e1tica - UFRGS Porto Alegre, Brasil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060594809"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58852725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8240712881088257},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.795750617980957},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6997143030166626},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.5866801142692566},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.578810453414917},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.5011076927185059},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4686806797981262},{"id":"https://openalex.org/keywords/graphical-user-interface","display_name":"Graphical user interface","score":0.4378819465637207},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.402565062046051},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18861424922943115},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1857244372367859}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8240712881088257},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.795750617980957},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6997143030166626},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.5866801142692566},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.578810453414917},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.5011076927185059},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4686806797981262},{"id":"https://openalex.org/C37789001","wikidata":"https://www.wikidata.org/wiki/Q782543","display_name":"Graphical user interface","level":2,"score":0.4378819465637207},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.402565062046051},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18861424922943115},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1857244372367859},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mse.2011.5937102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2011.5937102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1561115693","https://openalex.org/W1600068019","https://openalex.org/W2098165956","https://openalex.org/W2118325845","https://openalex.org/W2137331557","https://openalex.org/W2155398252","https://openalex.org/W2399580665","https://openalex.org/W3149485484","https://openalex.org/W4238131235","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W1989889224","https://openalex.org/W4382618745","https://openalex.org/W1973775000","https://openalex.org/W2748922771","https://openalex.org/W1987128138","https://openalex.org/W2743976221"],"abstract_inverted_index":{"This":[0,51],"paper":[1,52],"describes":[2,56],"a":[3,21,68,85],"tool":[4],"suite":[5],"aimed":[6],"at":[7,41],"Functional":[8],"Verification":[9],"(FV)":[10],"teaching":[11,39,93],"in":[12,24],"the":[13,30,33,42,57],"context":[14],"of":[15,29,35,96],"VLSI":[16],"circuits.":[17],"FV":[18],"is":[19,32,47,90],"considered":[20],"major":[22],"bottleneck":[23],"design":[25],"cycles":[26],"and":[27,55,73,76],"one":[28],"reasons":[31],"lack":[34],"proper":[36],"training.":[37],"Therefore":[38],"it":[40],"undergraduate":[43],"or":[44],"graduate":[45],"levels":[46],"an":[48],"important":[49],"issue.":[50],"presents":[53],"VEasy":[54],"features":[58,80],"that":[59],"allow":[60],"for":[61,92],"lint":[62],"analysis,":[63],"simulation,":[64],"data":[65],"generation":[66],"by":[67],"Graphical":[69],"User":[70],"Interface,":[71],"checking":[72],"coverage":[74],"collection":[75],"analysis.":[77],"All":[78],"these":[79],"merge":[81],"together":[82],"to":[83],"create":[84],"complete":[86],"verification":[87],"environment,":[88],"which":[89],"appropriated":[91],"several":[94],"concepts":[95],"FV.":[97]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}