{"id":"https://openalex.org/W2158697649","doi":"https://doi.org/10.1109/mse.2011.5937085","title":"A bottom-up approach to digital design with FPGA","display_name":"A bottom-up approach to digital design with FPGA","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2158697649","doi":"https://doi.org/10.1109/mse.2011.5937085","mag":"2158697649"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2011.5937085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2011.5937085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053960221","display_name":"Giuliano Donzellini","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuliano Donzellini","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108999871","display_name":"Domenico Ponta","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Domenico Ponta","raw_affiliation_strings":["Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053960221"],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":2.0171,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.89120821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9763000011444092,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.96670001745224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8606079816818237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7386738657951355},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7019191980361938},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.584978461265564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.550323486328125},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4986996650695801},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4963153004646301},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4921364188194275},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.48670151829719543},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4755230247974396},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.46006619930267334},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41189101338386536},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3238867521286011},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21827957034111023},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2071772813796997}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8606079816818237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7386738657951355},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7019191980361938},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.584978461265564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.550323486328125},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4986996650695801},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4963153004646301},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4921364188194275},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.48670151829719543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4755230247974396},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.46006619930267334},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41189101338386536},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3238867521286011},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21827957034111023},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2071772813796997},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mse.2011.5937085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2011.5937085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unige.it:11567/308704","is_oa":false,"landing_page_url":"http://hdl.handle.net/11567/308704","pdf_url":null,"source":{"id":"https://openalex.org/S4377196291","display_name":"CINECA IRIS Institutial Research Information System (University of Genoa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83816512","host_organization_name":"University of Genoa","host_organization_lineage":["https://openalex.org/I83816512"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1566708271","https://openalex.org/W2043941797","https://openalex.org/W2095745193","https://openalex.org/W2097430074","https://openalex.org/W2107310644","https://openalex.org/W2155325508","https://openalex.org/W2983917151","https://openalex.org/W6769739624"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W2914607376","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W1692883217"],"abstract_inverted_index":{"Deeds":[0,27,111],"is":[1,28,38,106],"a":[2,41,54,66,81,107,113],"tool,":[3],"specifically":[4],"designed":[5],"for":[6,9,61],"educational":[7],"applications,":[8],"design":[10,71,115],"and":[11,19,25,36,112],"simulation":[12],"of":[13,44,58,69],"digital":[14,70],"systems":[15,64],"based":[16,72],"on":[17,48,73],"combinational":[18],"sequential":[20],"blocks,":[21],"finite":[22],"state":[23],"machines":[24],"microcomputers.":[26],"characterized":[29],"by":[30,97],"an":[31,84],"extremely":[32],"simple":[33],"user":[34],"interface":[35],"it":[37],"associated":[39],"with":[40],"large":[42],"repository":[43],"application":[45],"projects,":[46],"available":[47],"the":[49,92,94,98],"web.":[50],"The":[51,103],"paper":[52],"presents":[53],"newly":[55],"developed":[56],"feature":[57],"Deeds,":[59,89],"conceived":[60],"introducing":[62],"FPGA-based":[63],"in":[65,91],"first":[67],"course":[68],"Deeds.":[74],"This":[75],"extension":[76],"allows":[77],"students":[78],"to":[79],"compile":[80],"project":[82],"into":[83],"FPGA":[85,99],"chip":[86],"directly":[87],"from":[88],"leaving":[90],"background":[93],"operations":[95],"performed":[96],"specific":[100],"EDA":[101],"tool.":[102],"main":[104],"advantage":[105],"smoother":[108],"transition":[109],"between":[110],"professional":[114],"environment.":[116]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}