{"id":"https://openalex.org/W2148498676","doi":"https://doi.org/10.1109/mse.2009.5270845","title":"FPGA-based NoC-driven sequence of lab assignments for manycore systems","display_name":"FPGA-based NoC-driven sequence of lab assignments for manycore systems","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2148498676","doi":"https://doi.org/10.1109/mse.2009.5270845","mag":"2148498676"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2009.5270845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2009.5270845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056790450","display_name":"Christos Ttofis","orcid":"https://orcid.org/0000-0001-8788-4053"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":true,"raw_author_name":"Christos Ttofis","raw_affiliation_strings":["KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus"],"affiliations":[{"raw_affiliation_string":"KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085843780","display_name":"Christos Kyrkou","orcid":"https://orcid.org/0000-0002-7926-7642"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Christos Kyrkou","raw_affiliation_strings":["KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus"],"affiliations":[{"raw_affiliation_string":"KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041366767","display_name":"Theocharis Theocharides","orcid":"https://orcid.org/0000-0001-7222-9152"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Theocharis Theocharides","raw_affiliation_strings":["KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus"],"affiliations":[{"raw_affiliation_string":"KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063130153","display_name":"Maria K. Michael","orcid":"https://orcid.org/0000-0002-1943-6547"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Maria K. Michael","raw_affiliation_strings":["KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus"],"affiliations":[{"raw_affiliation_string":"KIOS Research Center of Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056790450"],"corresponding_institution_ids":["https://openalex.org/I34771391"],"apc_list":null,"apc_paid":null,"fwci":0.6857,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74483311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7636362910270691},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7479021549224854},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6389617919921875},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6076067686080933},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4852009117603302},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.47857192158699036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4637129604816437},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3655916154384613},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1248425543308258}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7636362910270691},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7479021549224854},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6389617919921875},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6076067686080933},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4852009117603302},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.47857192158699036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4637129604816437},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3655916154384613},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1248425543308258}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mse.2009.5270845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2009.5270845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1567646530","https://openalex.org/W2022038016","https://openalex.org/W2035720033","https://openalex.org/W2160642395"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W78782492"],"abstract_inverted_index":{"Manycore":[0],"systems":[1,17,49,73,88],"are":[2,18],"expected":[3,19],"to":[4,20,69,78],"emerge":[5],"as":[6,34],"the":[7,53,81],"dominant":[8],"trend":[9],"in":[10,52],"next":[11],"generation":[12],"computer":[13,55],"systems.":[14],"These":[15],"parallel":[16],"be":[21],"interconnected":[22],"via":[23],"packet-based":[24],"Networks-on-Chip":[25],"(NoC).":[26],"As":[27],"such,":[28],"they":[29],"present":[30,63],"several":[31],"educational":[32],"challenges,":[33],"their":[35,90],"design":[36,83],"is":[37],"affected":[38],"by":[39],"a":[40,64,93],"large":[41],"number":[42],"of":[43,85,95],"NoC-based":[44,47,71,86],"design-space":[45],"parameters.":[46],"manycore":[48,72,87],"demand":[50],"modifications":[51],"existing":[54],"related":[56],"teaching":[57,67],"curricula.":[58],"In":[59],"this":[60],"work":[61],"we":[62],"practical":[65],"FPGA-based":[66],"framework":[68],"emulate":[70],"that":[74],"instructors":[75],"can":[76],"utilize":[77],"teach":[79],"students":[80],"fundamental":[82],"concepts":[84],"and":[89],"integration":[91],"through":[92],"series":[94],"VHDL":[96],"laboratory":[97],"assignments.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}