{"id":"https://openalex.org/W2150117706","doi":"https://doi.org/10.1109/mse.2009.5270834","title":"Full-custom design project for digital VLSI and IC design courses using synopsys generic 90nm CMOS library","display_name":"Full-custom design project for digital VLSI and IC design courses using synopsys generic 90nm CMOS library","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2150117706","doi":"https://doi.org/10.1109/mse.2009.5270834","mag":"2150117706"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2009.5270834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2009.5270834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071091334","display_name":"Eli Lyons","orcid":"https://orcid.org/0000-0002-4591-9024"},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eli Lyons","raw_affiliation_strings":["School of Engineering, San Francisco State University, San Francisco, CA, USA"],"affiliations":[{"raw_affiliation_string":"School of Engineering, San Francisco State University, San Francisco, CA, USA","institution_ids":["https://openalex.org/I71838634"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030136471","display_name":"Vish Ganti","orcid":null},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vish Ganti","raw_affiliation_strings":["School of Engineering, San Francisco State University, San Francisco, CA, USA"],"affiliations":[{"raw_affiliation_string":"School of Engineering, San Francisco State University, San Francisco, CA, USA","institution_ids":["https://openalex.org/I71838634"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109645912","display_name":"Rich Goldman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rich Goldman","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Vazgen Melikyan","raw_affiliation_strings":["State Engineering University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"State Engineering University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Mahmoodi","raw_affiliation_strings":["School of Engineering, San Francisco State University, San Francisco, CA, USA"],"affiliations":[{"raw_affiliation_string":"School of Engineering, San Francisco State University, San Francisco, CA, USA","institution_ids":["https://openalex.org/I71838634"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5071091334"],"corresponding_institution_ids":["https://openalex.org/I71838634"],"apc_list":null,"apc_paid":null,"fwci":0.8972,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.78078362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.707517147064209},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.647868275642395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6461159586906433},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6291413307189941},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6200153827667236},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.557012677192688},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5224427580833435},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4931294620037079},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4492107033729553},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.439087450504303},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4287109971046448},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.42812997102737427},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.38357388973236084},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3580382466316223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31613993644714355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23870596289634705},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23857426643371582},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08091750741004944}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.707517147064209},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.647868275642395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6461159586906433},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6291413307189941},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6200153827667236},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.557012677192688},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5224427580833435},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4931294620037079},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4492107033729553},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.439087450504303},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4287109971046448},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.42812997102737427},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.38357388973236084},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3580382466316223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31613993644714355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23870596289634705},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23857426643371582},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08091750741004944}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mse.2009.5270834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2009.5270834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W411625583","https://openalex.org/W2026630818","https://openalex.org/W4243164749","https://openalex.org/W6614225035"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W2743305891","https://openalex.org/W2070693700","https://openalex.org/W2151657833","https://openalex.org/W3205162826","https://openalex.org/W1596716095","https://openalex.org/W2610167993","https://openalex.org/W2156138647","https://openalex.org/W1617216077","https://openalex.org/W1987597317"],"abstract_inverted_index":{"We":[0,38],"have":[1,39],"developed":[2,24,41,92],"a":[3,42,50,70,76,100,123,173],"full-custom":[4,43],"IC":[5,35,108],"design":[6,12,25,36,44,65,69,93,109,112,146,154],"flow":[7,26,94],"based":[8,125],"on":[9],"Synopsys":[10,18],"custom":[11,78],"tools":[13],"and":[14,33,95,110,130,160,183],"the":[15,85,96,133,144,150,164,193],"recently":[16],"released":[17],"90":[19,87],"nm":[20,88],"generic":[21,86],"library.":[22],"The":[23,64,91,117,139,169],"can":[27],"be":[28],"used":[29,48],"for":[30,163,192],"teaching":[31,54,106],"VLSI":[32,56,111],"digital":[34,107],"courses.":[37],"also":[40],"project":[45,52,66,98,119],"that":[46],"was":[47,120,141],"as":[49,149],"course":[51,58,97],"in":[53,75,84,113,122],"ldquoDigital":[55],"Designrdquo":[57],"at":[59],"San":[60],"Francisco":[61],"State":[62],"University.":[63],"is":[67],"to":[68,82,105,142],"4-bit":[71,165,194],"ripple":[72,166],"carry":[73,167],"adder":[74],"full":[77],"fashion":[79],"from":[80],"schematic":[81],"layout":[83,161,184],"CMOS":[89,115],"technology.":[90],"provide":[99],"very":[101],"effective":[102],"hands-on":[103],"approach":[104],"advanced":[114],"technologies.":[116],"team":[118,171],"conducted":[121],"competition":[124,140],"format":[126],"providing":[127],"great":[128],"enthusiasm":[129],"motivation":[131],"among":[132],"students,":[134],"enhancing":[135],"their":[136],"learning":[137],"experience.":[138],"achieve":[143],"best":[145],"quality":[147],"defined":[148],"product":[151],"of":[152,175,180,186],"following":[153],"metrics:":[155],"propagation":[156],"delay,":[157],"power":[158,178],"dissipation,":[159],"area":[162,185],"adder.":[168,195],"winning":[170],"achieved":[172],"delay":[174],"82.2":[176],"ps,":[177],"dissipation":[179],"30.7":[181],"muW,":[182],"112.8":[187],"mum":[188],"<sup":[189],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[190],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}