{"id":"https://openalex.org/W2139691649","doi":"https://doi.org/10.1109/mse.2009.5270815","title":"A novel approach to teaching microprocessor design using FPGA and hierarchical structure","display_name":"A novel approach to teaching microprocessor design using FPGA and hierarchical structure","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2139691649","doi":"https://doi.org/10.1109/mse.2009.5270815","mag":"2139691649"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2009.5270815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2009.5270815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008394683","display_name":"Ricardo Paharsingh","orcid":null},"institutions":[{"id":"https://openalex.org/I137799390","display_name":"University of the West Indies System","ror":"https://ror.org/01t20sn94","country_code":"JM","type":"education","lineage":["https://openalex.org/I137799390"]},{"id":"https://openalex.org/I4210129319","display_name":"University of the West Indies","ror":"https://ror.org/03fkc8c64","country_code":"JM","type":"education","lineage":["https://openalex.org/I137799390","https://openalex.org/I4210129319"]}],"countries":["JM"],"is_corresponding":true,"raw_author_name":"Ricardo Paharsingh","raw_affiliation_strings":["Department of Physics, University of the West Indies, Kingston, Jamaica","Department of Physics, The University of the West Indies, Mona Campus, Kingston 7 Jamaica, West Indies"],"affiliations":[{"raw_affiliation_string":"Department of Physics, University of the West Indies, Kingston, Jamaica","institution_ids":["https://openalex.org/I4210129319"]},{"raw_affiliation_string":"Department of Physics, The University of the West Indies, Mona Campus, Kingston 7 Jamaica, West Indies","institution_ids":["https://openalex.org/I137799390"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003344692","display_name":"Joseph Skobla","orcid":null},"institutions":[{"id":"https://openalex.org/I4210129319","display_name":"University of the West Indies","ror":"https://ror.org/03fkc8c64","country_code":"JM","type":"education","lineage":["https://openalex.org/I137799390","https://openalex.org/I4210129319"]},{"id":"https://openalex.org/I137799390","display_name":"University of the West Indies System","ror":"https://ror.org/01t20sn94","country_code":"JM","type":"education","lineage":["https://openalex.org/I137799390"]}],"countries":["JM"],"is_corresponding":false,"raw_author_name":"Joseph Skobla","raw_affiliation_strings":["Department of Physics, University of the West Indies, Kingston, Jamaica","Department of Physics, The University of the West Indies, Mona Campus, Kingston 7 Jamaica, West Indies"],"affiliations":[{"raw_affiliation_string":"Department of Physics, University of the West Indies, Kingston, Jamaica","institution_ids":["https://openalex.org/I4210129319"]},{"raw_affiliation_string":"Department of Physics, The University of the West Indies, Mona Campus, Kingston 7 Jamaica, West Indies","institution_ids":["https://openalex.org/I137799390"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008394683"],"corresponding_institution_ids":["https://openalex.org/I137799390","https://openalex.org/I4210129319"],"apc_list":null,"apc_paid":null,"fwci":1.581,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.86083635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9247000217437744,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10533","display_name":"Teaching and Learning Programming","score":0.9054999947547913,"subfield":{"id":"https://openalex.org/subfields/1706","display_name":"Computer Science Applications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7551543116569519},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6628727912902832},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6596766710281372},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6355785727500916},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6309667825698853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5232316851615906},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4988670349121094},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4701286256313324},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45962703227996826},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.445462167263031},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.4320381283760071},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37628355622291565},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3331889510154724},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3229708671569824},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24284616112709045},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.15265190601348877}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7551543116569519},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6628727912902832},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6596766710281372},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6355785727500916},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6309667825698853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5232316851615906},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4988670349121094},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4701286256313324},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45962703227996826},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.445462167263031},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.4320381283760071},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37628355622291565},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3331889510154724},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3229708671569824},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24284616112709045},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.15265190601348877},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mse.2009.5270815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2009.5270815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Microelectronic Systems Education","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W619742285","https://openalex.org/W1987553023"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2363829830","https://openalex.org/W2115658098"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,80,91,110],"implementation":[4],"and":[5,22,70,85,122],"delivery":[6],"of":[7],"a":[8,30,67,71],"microprocessor":[9],"based":[10],"design":[11,27],"laboratory,":[12],"in":[13],"an":[14,57],"attempt":[15],"to":[16,35,55,63,77,112],"achieve":[17],"tighter":[18],"integration":[19],"with":[20],"theory":[21],"improve":[23],"student's":[24],"performance.":[25],"The":[26],"process":[28],"follows":[29],"hierarchical":[31],"structure,":[32],"requiring":[33],"students":[34,106],"first":[36],"build":[37,56,64],"basic":[38,50],"devices":[39,51],"such":[40],"as":[41],"logic":[42],"gates,":[43],"multiplexers,":[44],"one-bit":[45],"memory":[46],"cells":[47],"etc.":[48],"These":[49],"are":[52,61,75,97],"then":[53],"used":[54,62],"ALU,":[58],"registers,":[59],"(registers":[60],"larger":[65],"memories),":[66],"data":[68],"path":[69],"control":[72],"unit.":[73],"Students":[74],"required":[76],"figure":[78],"out":[79],"designs":[81],"on":[82,90,109],"their":[83],"own":[84],"implement":[86],"it":[87],"using":[88],"VHDL":[89],"XILINX":[92],"Spartan":[93],"3":[94],"board.":[95],"Designs":[96],"completed":[98],"without":[99],"any":[100],"high":[101],"level":[102],"programming":[103],"ensuring":[104],"that":[105],"cannot":[107],"rely":[108],"complier":[111],"transform":[113],"specifications":[114],"into":[115],"implementations.":[116],"Overall":[117],"we":[118],"observed":[119],"better":[120],"grades":[121],"independent":[123],"student":[124],"evaluations":[125],"were":[126],"higher":[127],"for":[128],"this":[129],"academic":[130],"year":[131],"(2008).":[132]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}