{"id":"https://openalex.org/W2121708089","doi":"https://doi.org/10.1109/mse.2003.1205294","title":"Infrastructure for education and research of SOC/IP in Taiwan","display_name":"Infrastructure for education and research of SOC/IP in Taiwan","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2121708089","doi":"https://doi.org/10.1109/mse.2003.1205294","mag":"2121708089"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2003.1205294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2003.1205294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103836605","display_name":"Wei-Chang Tsai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei-Chang Tsai","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101901556","display_name":"Chun-Ming Huang","orcid":"https://orcid.org/0000-0001-7973-9112"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Ming Huang","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004461776","display_name":"Jiann-Jenn Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jiann-Jenn Wang","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101838014","display_name":"Chen\u2010Yi Lee","orcid":"https://orcid.org/0000-0002-6795-0874"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Yi Lee","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","National Chip Implementation Center, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.412,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53995103,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"150","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.633526086807251},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6016157269477844},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5643296837806702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.553524374961853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4757772982120514},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4343898296356201},{"id":"https://openalex.org/keywords/engineering-management","display_name":"Engineering management","score":0.36009693145751953},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33182287216186523},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3263903260231018},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25978678464889526}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.633526086807251},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6016157269477844},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5643296837806702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.553524374961853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4757772982120514},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4343898296356201},{"id":"https://openalex.org/C110354214","wikidata":"https://www.wikidata.org/wiki/Q6314146","display_name":"Engineering management","level":1,"score":0.36009693145751953},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33182287216186523},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3263903260231018},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25978678464889526}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mse.2003.1205294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2003.1205294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.113.6216","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.113.6216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/mse/2003/1973/00/19730150.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.377.3556","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.377.3556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.si2lab.org/publications/cnf/whtsai_ieee_international_conference03.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049","https://openalex.org/W2136848245","https://openalex.org/W4213404769","https://openalex.org/W2118050502"],"abstract_inverted_index":{"Due":[0],"to":[1,54,99],"the":[2,11,44,57,88,95,110],"trend":[3],"of":[4,8,49,61,67],"SOC/IP,":[5],"design":[6,63,73],"environments":[7],"SOC/IP":[9,72,111],"including":[10],"system":[12],"level":[13],"simulation,":[14],"hardware":[15,18,20],"software":[16,21],"co-simulation,":[17],"implementation,":[19],"co-verification,":[22],"and":[23,30,59,75,85,102,106,108],"rapid":[24,78],"prototyping":[25,79],"are":[26,81],"needed":[27],"for":[28,83],"education":[29,84],"research.":[31,86],"The":[32],"infrastructure":[33],"provided":[34,82],"by":[35],"Chip":[36],"Implementation":[37],"Center":[38],"(CIC),":[39],"founded":[40],"in":[41],"1992":[42],"under":[43],"National":[45],"Science":[46],"Council":[47],"(NSC)":[48],"Taiwan":[50],"R.O.C.,":[51],"is":[52],"used":[53],"speed":[55],"up":[56],"development":[58],"improvement":[60],"IC/SOC/IP":[62],"environment.":[64],"Different":[65],"kinds":[66],"EDA":[68],"tools,":[69],"training":[70,100],"courses,":[71],"examples":[74],"a":[76],"system-level":[77],"laboratory":[80],"In":[87],"future,":[89],"CIC":[90],"will":[91],"continue":[92],"collaborating":[93],"with":[94],"academia,":[96],"devoting":[97],"itself":[98],"more":[101],"well":[103],"qualified":[104],"researchers":[105],"designers,":[107],"enhancing":[109],"technology":[112],"level.":[113]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}