{"id":"https://openalex.org/W2115196315","doi":"https://doi.org/10.1109/mse.2003.1205262","title":"RFIC loadpull simulations implementing best practice RF and mixed-signal design using an integrated agilent and cadence EDA tool","display_name":"RFIC loadpull simulations implementing best practice RF and mixed-signal design using an integrated agilent and cadence EDA tool","publication_year":2004,"publication_date":"2004-05-13","ids":{"openalex":"https://openalex.org/W2115196315","doi":"https://doi.org/10.1109/mse.2003.1205262","mag":"2115196315"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2003.1205262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2003.1205262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036230752","display_name":"Jayanta Mukherjee","orcid":"https://orcid.org/0000-0001-9009-0262"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Mukherjee","raw_affiliation_strings":["Department of Electrical Engineering, Ohio State Uinversity, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ohio State Uinversity, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019202269","display_name":"J.M. Parry","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Parry","raw_affiliation_strings":["Department of Electrical Engineering, Ohio State Uinversity, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ohio State Uinversity, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100671165","display_name":"Wei Dai","orcid":"https://orcid.org/0000-0002-8751-7808"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Dai","raw_affiliation_strings":["Department of Electrical Engineering, Ohio State Uinversity, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ohio State Uinversity, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087180696","display_name":"Patrick Roblin","orcid":"https://orcid.org/0000-0003-3909-6110"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Roblin","raw_affiliation_strings":["Department of Electrical Engineering, Ohio State Uinversity, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ohio State Uinversity, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111935672","display_name":"S. Bibyk","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Bibyk","raw_affiliation_strings":["Department of Electrical Engineering, Ohio State Uinversity, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ohio State Uinversity, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016967085","display_name":"J. Lee","orcid":"https://orcid.org/0000-0001-9395-9445"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Lee","raw_affiliation_strings":["Department of Electrical Engineering, Ohio State Uinversity, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ohio State Uinversity, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"76","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rfic","display_name":"RFIC","score":0.9882700443267822},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.8972984552383423},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.692400336265564},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5367611050605774},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5285234451293945},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49740102887153625},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.47567740082740784},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4430299401283264},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44056209921836853},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.42055079340934753},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2800295948982239},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.1412428915500641},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09934380650520325}],"concepts":[{"id":"https://openalex.org/C121152627","wikidata":"https://www.wikidata.org/wiki/Q6095735","display_name":"RFIC","level":3,"score":0.9882700443267822},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.8972984552383423},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.692400336265564},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5367611050605774},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5285234451293945},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49740102887153625},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.47567740082740784},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4430299401283264},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44056209921836853},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42055079340934753},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2800295948982239},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.1412428915500641},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09934380650520325},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mse.2003.1205262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2003.1205262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1601269933","https://openalex.org/W1919318289","https://openalex.org/W4250870450","https://openalex.org/W2240730662","https://openalex.org/W3177970785","https://openalex.org/W2124534861","https://openalex.org/W4255184079","https://openalex.org/W2098041674","https://openalex.org/W4255700119","https://openalex.org/W2123028129"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,6],"use":[4],"of":[5],"newly":[7],"developed":[8],"Cadence":[9],"to":[10],"ADS":[11],"dynamic":[12],"link":[13],"in":[14,21,49],"loadpull":[15],"simulations":[16],"for":[17],"BiCMOS":[18],"RFIC":[19],"design":[20,35,40,44],"a":[22,30],"University":[23],"environment.":[24],"The":[25],"process":[26],"described":[27],"here":[28],"helps":[29],"designer":[31],"achieve":[32],"an":[33,50],"integrated":[34,51],"environment":[36],"where":[37],"both":[38],"RF":[39],"and":[41],"traditional":[42],"VLSI":[43],"principles":[45],"can":[46],"be":[47],"applied":[48],"manner.":[52]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}