{"id":"https://openalex.org/W2165127864","doi":"https://doi.org/10.1109/mse.2003.1205256","title":"Teaching trade-offs in system-level design methodologies","display_name":"Teaching trade-offs in system-level design methodologies","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2165127864","doi":"https://doi.org/10.1109/mse.2003.1205256","mag":"2165127864"},"language":"en","primary_location":{"id":"doi:10.1109/mse.2003.1205256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2003.1205256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073878892","display_name":"Kei Sakiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K. Sakiyama","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088000939","display_name":"Patrick Schaumont","orcid":"https://orcid.org/0000-0002-4586-5476"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Schaumont","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017243005","display_name":"D. Hwang","orcid":"https://orcid.org/0009-0003-3449-3675"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Hwang","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082347771","display_name":"Ingrid Verbauwhede","orcid":"https://orcid.org/0000-0002-0879-076X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Verbauwhede","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073878892"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.9875,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78488653,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6883683800697327},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6835477948188782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6780915260314941},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.6166337728500366},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5107083320617676},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3445371389389038},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3269021213054657},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1800099015235901}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6883683800697327},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6835477948188782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6780915260314941},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.6166337728500366},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5107083320617676},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3445371389389038},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3269021213054657},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1800099015235901}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mse.2003.1205256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mse.2003.1205256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/747216","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/747216","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"MSE 2003, CA, AHAHEIM, 1-2 June 2003","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320308782","display_name":"Hertz Foundation","ror":"https://ror.org/01ycgxf29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1556190187","https://openalex.org/W2010625720","https://openalex.org/W2069501481","https://openalex.org/W2143039550","https://openalex.org/W3094114204","https://openalex.org/W6668030345"],"related_works":["https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184","https://openalex.org/W4237771018","https://openalex.org/W1572417577","https://openalex.org/W2103384799","https://openalex.org/W2351011383","https://openalex.org/W2099466221","https://openalex.org/W1885396597","https://openalex.org/W4247903974"],"abstract_inverted_index":{"This":[0],"paper":[1],"summarizes":[2],"two":[3],"graduate-level":[4],"class":[5,26],"projects":[6],"in":[7],"EE201A/EE298":[8],"(VLSI":[9],"Architectures":[10],"and":[11],"Design":[12],"Methods)":[13],"at":[14],"the":[15,25,30],"University":[16],"of":[17,24,32],"California,":[18],"Los":[19],"Angeles":[20],"(UCLA).":[21],"The":[22],"purpose":[23],"is":[27],"to":[28],"explore":[29],"impact":[31],"system-level":[33],"optimization":[34],"for":[35],"various":[36],"target":[37],"platforms":[38],"using":[39],"EDA.":[40]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}