{"id":"https://openalex.org/W4412560752","doi":"https://doi.org/10.1109/mocast65744.2025.11083961","title":"RRAM-Based Hardware Implementation of P Systems","display_name":"RRAM-Based Hardware Implementation of P Systems","publication_year":2025,"publication_date":"2025-06-11","ids":{"openalex":"https://openalex.org/W4412560752","doi":"https://doi.org/10.1109/mocast65744.2025.11083961"},"language":"en","primary_location":{"id":"doi:10.1109/mocast65744.2025.11083961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast65744.2025.11083961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 14th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074126537","display_name":"Emmanouil Stavroulakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Emmanouil Stavroulakis","raw_affiliation_strings":["Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023668598","display_name":"Alexandros Mavropoulis","orcid":"https://orcid.org/0000-0003-2726-0809"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alexandros Mavropoulis","raw_affiliation_strings":["Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032970945","display_name":"Iosif-Angelos Fyrigos","orcid":"https://orcid.org/0000-0001-8032-1725"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Iosif-Angelos Fyrigos","raw_affiliation_strings":["Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042185010","display_name":"Konstantinos Rallis","orcid":"https://orcid.org/0000-0003-0501-5554"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Rallis","raw_affiliation_strings":["Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088937977","display_name":"Panagiotis Dimitrakis","orcid":"https://orcid.org/0000-0002-4941-0487"},"institutions":[{"id":"https://openalex.org/I203474044","display_name":"National Centre of Scientific Research \"Demokritos\"","ror":"https://ror.org/038jp4m40","country_code":"GR","type":"facility","lineage":["https://openalex.org/I203474044"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Panagiotis Dimitrakis","raw_affiliation_strings":["National Center for Scientific Research “Demokritos”,Athens,Greece"],"affiliations":[{"raw_affiliation_string":"National Center for Scientific Research “Demokritos”,Athens,Greece","institution_ids":["https://openalex.org/I203474044"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008924272","display_name":"Georgios Ch. Sirakoulis","orcid":"https://orcid.org/0000-0001-8240-484X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Ch. Sirakoulis","raw_affiliation_strings":["Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5074126537"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19465419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9350000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7127262353897095},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.657375156879425},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4260823130607605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3580820858478546},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3442089855670929},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3432466983795166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1328413486480713},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11788472533226013}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7127262353897095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.657375156879425},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4260823130607605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3580820858478546},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3442089855670929},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3432466983795166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1328413486480713},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11788472533226013},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast65744.2025.11083961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast65744.2025.11083961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 14th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1489300031","https://openalex.org/W1541404518","https://openalex.org/W1995799881","https://openalex.org/W2155894862","https://openalex.org/W2158708642","https://openalex.org/W2224483220","https://openalex.org/W2943528199","https://openalex.org/W2945378212","https://openalex.org/W3114128912","https://openalex.org/W3198002584","https://openalex.org/W4220882217","https://openalex.org/W4295886340","https://openalex.org/W4308575307","https://openalex.org/W4320030854","https://openalex.org/W4328091372","https://openalex.org/W4385411987","https://openalex.org/W4385879026","https://openalex.org/W4386361501","https://openalex.org/W4393383256","https://openalex.org/W7043146697"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W2952918855","https://openalex.org/W1970117475","https://openalex.org/W4396815615","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W2004823737"],"abstract_inverted_index":{"Conventional":[0],"computing":[1,190],"architectures":[2],"struggle":[3],"to":[4,18,165],"efficiently":[5,166],"handle":[6],"highly":[7],"parallel":[8],"models,":[9],"such":[10],"as":[11],"Spiking":[12],"Neural":[13],"P":[14,30],"(SNP)":[15],"systems,":[16],"due":[17],"the":[19,91,112,121,137,149,155,159,176,185,193],"inherent":[20,36],"limitations":[21],"of":[22,57,93,114,124,141,158,179,195],"von":[23,196],"Neumann":[24,197],"architectures.":[25],"Existing":[26],"software":[27],"simulators":[28],"for":[29,111,136,187],"systems":[31,59,95],"cannot":[32],"fully":[33],"exploit":[34],"their":[35,163],"parallelism,":[37],"resulting":[38],"in":[39,117,171],"limited":[40],"scalability":[41],"and":[42,71,77,127,139,182],"high":[43],"computational":[44],"overhead.":[45],"To":[46],"overcome":[47],"these":[48,82],"obstacles,":[49],"this":[50],"work":[51],"proposes":[52],"a":[53,86,107,118,128],"novel":[54],"hardware":[55,87],"implementation":[56,102],"SNP":[58,94,168],"using":[60],"Resistive":[61],"Random":[62],"Access":[63],"Memory":[64],"(RRAM)":[65],"technology.":[66],"RRAM":[67,125,152,180],"devices":[68,126],"combine":[69],"memory":[70],"processing":[72],"capabilities,":[73],"enabling":[74],"non-volatile,":[75],"analog,":[76],"threshold-based":[78],"computation.":[79],"By":[80],"exploiting":[81],"features,":[83],"we":[84],"propose":[85],"architecture":[88],"that":[89,132],"maps":[90],"behavior":[92],"onto":[96],"RRAMbased":[97],"interconnected":[98],"circuits.":[99],"The":[100],"presented":[101],"includes":[103],"two":[104],"key":[105],"components:":[106],"spike":[108],"counter":[109],"subcircuit":[110,131],"encoding":[113],"intercepting":[115],"spikes":[116],"neuron":[119],"through":[120],"conductance":[122],"states":[123],"rule":[129],"assessment":[130],"uses":[133],"threshold":[134],"switching":[135],"evaluation":[138],"application":[140],"specific":[142],"firing":[143],"rules.":[144],"Simulation":[145],"results,":[146],"based":[147],"on":[148],"JART":[150],"VCM":[151],"model,":[153],"confirm":[154],"correct":[156],"operation":[157],"proposed":[160],"circuits,":[161],"demonstrating":[162],"ability":[164],"simulate":[167],"system":[169],"dynamics":[170],"hardware.":[172],"This":[173],"approach":[174],"exploits":[175],"unique":[177],"properties":[178],"technology":[181],"ultimately":[183],"paves":[184],"way":[186],"real-time,":[188],"bio-inspired":[189],"applications":[191],"beyond":[192],"limits":[194],"systems.":[198]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}