{"id":"https://openalex.org/W4401361860","doi":"https://doi.org/10.1109/mocast61810.2024.10615523","title":"An Advanced Memory WRITE Algorithm to Mitigate the Effects of ReRAM Cell Variability","display_name":"An Advanced Memory WRITE Algorithm to Mitigate the Effects of ReRAM Cell Variability","publication_year":2024,"publication_date":"2024-06-26","ids":{"openalex":"https://openalex.org/W4401361860","doi":"https://doi.org/10.1109/mocast61810.2024.10615523"},"language":"en","primary_location":{"id":"doi:10.1109/mocast61810.2024.10615523","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mocast61810.2024.10615523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 13th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113322707","display_name":"Vicente Ramirez","orcid":null},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Vicente Ramirez","raw_affiliation_strings":["Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037961871","display_name":"Jose Cayo","orcid":null},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Jose Cayo","raw_affiliation_strings":["Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile","institution_ids":["https://openalex.org/I75778554"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030851089","display_name":"Ioannis Vourkas","orcid":"https://orcid.org/0000-0002-7036-8092"},"institutions":[{"id":"https://openalex.org/I75778554","display_name":"Federico Santa Mar\u00eda Technical University","ror":"https://ror.org/05510vn56","country_code":"CL","type":"education","lineage":["https://openalex.org/I75778554"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Ioannis Vourkas","raw_affiliation_strings":["Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile","institution_ids":["https://openalex.org/I75778554"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I75778554"],"apc_list":null,"apc_paid":null,"fwci":0.3632,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58859164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8616069555282593},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6842557787895203},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4796367287635803},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4417518079280853},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.42994561791419983},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3930667042732239},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2617112994194031},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14244192838668823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08769077062606812}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8616069555282593},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6842557787895203},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4796367287635803},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4417518079280853},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.42994561791419983},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3930667042732239},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2617112994194031},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14244192838668823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08769077062606812},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast61810.2024.10615523","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/mocast61810.2024.10615523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 13th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2000979663","https://openalex.org/W2022208730","https://openalex.org/W2119247813","https://openalex.org/W2139203854","https://openalex.org/W2245173025","https://openalex.org/W2504678134","https://openalex.org/W2510112518","https://openalex.org/W3210512841","https://openalex.org/W3214851074","https://openalex.org/W4200067071","https://openalex.org/W4324378493","https://openalex.org/W4386211371","https://openalex.org/W4389577560","https://openalex.org/W4394860437","https://openalex.org/W6677741674"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2183989414","https://openalex.org/W1551399929","https://openalex.org/W2038212394","https://openalex.org/W989761102","https://openalex.org/W2104937488","https://openalex.org/W2725431849","https://openalex.org/W2533127403"],"abstract_inverted_index":{"ReRAM":[0,104,119,170],"cells":[1],"store":[2],"digital":[3],"information":[4],"in":[5,66,147],"form":[6],"of":[7,25,101,114,138,153,177,183],"resistance":[8,13],"using":[9,149],"low":[10],"and":[11,127,131,179],"high":[12,47],"states,":[14],"whose":[15],"precise":[16],"distributions":[17],"are":[18,35,41,91],"attributed":[19],"to":[20,160],"the":[21,26,29,37,52,99,112,136,175,181],"inherent":[22],"switching":[23],"variability":[24,178],"devices.":[27,81],"Once":[28],"SET":[30],"&":[31],"RESET":[32],"threshold":[33],"values":[34],"known,":[36],"WRITE":[38,67,89,105,129,171],"pulse":[39],"amplitudes":[40,48],"selected":[42],"only":[43],"slightly":[44],"larger,":[45],"avoiding":[46],"that":[49,168],"could":[50,173],"impact":[51],"device":[53],"endurance.":[54],"However,":[55],"after":[56],"several":[57],"cycles":[58],"such":[59],"small":[60],"pulses":[61],"frequently":[62],"cause":[63],"incomplete":[64],"transitions":[65],"attempts.":[68],"We":[69],"exemplify":[70],"this":[71,94],"with":[72,135],"experimental":[73],"measurements":[74],"on":[75],"commercial":[76],"Self-Directed":[77],"Channel":[78],"(SDC)":[79],"memristive":[80,154],"To":[82],"overcome":[83],"state":[84],"transition":[85],"errors,":[86],"more":[87],"comprehensive":[88],"schemes":[90,172],"required.":[92],"In":[93],"direction,":[95],"here":[96],"we":[97],"discuss":[98],"development":[100],"an":[102],"advanced":[103,169],"algorithm,":[106],"as":[107],"a":[108,150],"first":[109],"approach":[110],"towards":[111],"design":[113],"memory":[115,184],"control":[116],"units":[117],"for":[118],"modules.":[120],"The":[121,165],"proposed":[122],"driving":[123],"scheme":[124],"contemplates":[125],"gradual":[126],"verified":[128],"operations,":[130],"can":[132],"successfully":[133],"cope":[134],"effects":[137,176],"variability.":[139],"Its":[140],"effectiveness":[141],"was":[142,157],"validated":[143],"via":[144],"high-level":[145],"simulations":[146],"Python,":[148],"behavioral":[151],"model":[152],"devices,":[155],"which":[156],"significantly":[158],"enriched":[159],"support":[161],"nonideal":[162],"performance":[163,182],"features.":[164],"results":[166],"demonstrate":[167],"mitigate":[174],"improve":[180],"cells.":[185]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}